For the Inventor, By the Inventor

Enter inventor name

Vedano al Lambro, Italy

Simone Dario Mariani

USPTO Granted Patents = 9 (Patent Applications = 8)

EPO Patents = 4 (Patent Applications = 7)

Average Co-Inventor Count = 3.8

ph-index = 2

Forward Citations = 13(Granted Patents)

Location History:

Monza, IT (2014 - 2015)
Vedano Al Lambro, IT (2017 - 2024)

Company Filing History:

Stmicroelectronics S.r.l.

Years Active: 2014-2025

Loading Chart...

Loading Chart...

9 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12463163 - Integrated circuit chip including a passivation nitride layer in contact with a high voltage bonding pad and method of making (2025-11-04),

2. 11887948 - Integrated circuit chip including a passivation nitride layer in contact with a high voltage bonding pad and method of making (2024-01-30),

3. 11469136 - Semiconductor structure with partially embedded insulation region and related method (2022-10-11),

4. 10930799 - Semiconductor die with buried capacitor, and method of manufacturing the semiconductor die (2021-02-23),

5. 10796942 - Semiconductor structure with partially embedded insulation region (2020-10-06),

6. 10062757 - Semiconductor device with buried metallic region, and method for manufacturing the semiconductor device (2018-08-28),

7. 9640614 - Integrated device with raised locos insulation regions and process for manufacturing such device (2017-05-02),

8. 8941176 - Integrated device with raised locos insulation regions and process for manufacturing such device (2015-01-27),

9. 8871594 - Process for manufacturing power integrated devices having surface corrugations, and power integrated device having surface corrugations (2014-10-28),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…