logo

For the Inventor, By the Inventor

Yokohama, Japan

Satoshi Muraoka

This inventor holds 18 USPTO granted patents and 6 published patent applications. Top assignees: Hitachi, Ltd., Hitachi Cable, Inc., Other. Active years: 1998-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Satoshi Muraoka. Retrieved from https://idiyas.com/inventor/satoshi-muraoka

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 18 

% Patents Active = 44.4

Average Co-Inventor Count = 3.2

ph-index = 4

Forward Citations = 60(Granted Patents)


Location History:

  • Fujisawa, JP (1998)
  • Chiyoda-ku, JP (2014)
  • Yokohama, JP (2006 - 2015)
  • Tokyo, JP (2017 - 2018)

Company Filing History:

goldMedal16 out of 42,731 
 
Hitachi, Ltd.
 patents
silverMedal1 out of 836 
 
Hitachi Cable, Inc.
 patents
bronzeMedal1 out of 834,513 
Other
 patents

Years Active: 1998-2026

Loading Chart...
18 patents (USPTO):Explore Patents
1. 12762449 - Quantum calculator (2026-10-13),
2. 10061720 - Storage system and signal transfer method (2018-08-28),
3. 9858181 - Memory module having different types of memory mounted together thereon, and information processing device having memory module mounted therein (2018-01-02),
4. 9658783 - DRAM having SDRAM interface and flash memory consolidated memory module (2017-05-23),
5. 9652421 - Computer system and coupling configuration control method (2017-05-16),
6. 9569144 - DRAM with SDRAM interface, and hybrid flash memory module (2017-02-14),
7. 8988160 - Data transmission system and semiconductor circuit (2015-03-24),
8. 8866282 - Semiconductor apparatus, signal transmission system and signal transmission method (2014-10-21),
9. 8860527 - Equalizer circuit and printed circuit board (2014-10-14),
10. 8848444 - Signal transmission system and storage system (2014-09-30),
11. 8680881 - Test method and interposer used therefor (2014-03-25),
12. 8581622 - Semiconductor device (2013-11-12),
13. 8324925 - Output buffer circuit and differential output buffer circuit, and transmission method (2012-12-04),
14. 7969197 - Output buffer circuit and differential output buffer circuit, and transmission method (2011-06-28),
15. 7786751 - Differential signaling system and method of controlling skew between signal lines thereof (2010-08-31),

Title: Satoshi Muraoka: Innovator in Storage Systems and Memory Modules

Introduction

Satoshi Muraoka is a prominent inventor based in Yokohama, Japan, known for his significant contributions to the field of storage systems and memory technology. With a total of 17 patents to his name, Muraoka has made a lasting impact on the industry through his innovative designs and methods.

Latest Patents

Muraoka's latest patents include a storage system and a signal transfer method. This storage system comprises a controller part, a data storage part, and a transfer path for signals that connect these components. The controller part features a driver that transmits signals containing write data based on a configured parameter. A receiver in the data storage part receives the signal, allowing the write data to be stored in a designated area. The controller then reads the data, checks for bit errors, and adjusts parameters to eliminate any errors found.

Another notable patent involves a memory module that integrates different types of memory on a double-sided substrate. This module includes multiple memory controllers, flash memories, and second memories with higher signal transmission rates. The design allows for efficient connectivity to a motherboard and optimizes the arrangement of memory components for enhanced performance.

Career Highlights

Throughout his career, Muraoka has worked with esteemed companies such as Hitachi, Ltd. and Hitachi Cable, Inc. His experience in these organizations has provided him with

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…