logo

For the Inventor, By the Inventor

Folsom, CA, United States of America

Mahesh S Natu

This inventor holds 68 USPTO granted patents and 20 published patent applications and 14 EPO patents, primarily in Memory Management (CPC class G06F). Top assignees: Intel Corporation, Other. Active years: 1998-2025.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Mahesh S Natu. Retrieved from https://idiyas.com/inventor/mahesh-s-natu

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 68 

% Patents Active = 70.6

 

Average Co-Inventor Count = 2.5

ph-index = 11

Forward Citations = 342(Granted Patents)

Forward Citations (Not Self Cited) = 320(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Beaverton, OR (US) (1998 - 2007)
  • Portland, OR (US) (2004 - 2014)
  • Sunnyvale, CA (US) (2013 - 2020)
  • Folsom, CA (US) (2019 - 2024)

Company Filing History:

goldMedal67 out of 56,322 
 
Intel Corporation
 patents
silverMedal1 out of 834,513 
Other
 patents

Years Active: 1998-2025

Loading Chart...
Loading Chart...
Areas of Expertise:
Device Interoperability
Memory Encryption
Persistent Memory
PCIe Security
Error Detection
Firmware Services
Virtual Machine Monitoring
System Management
Data Link Layer
Secure Routing
Memory Configuration
Architecture
68 patents (USPTO):Explore Patents
1. 12461878 - System, method, apparatus and architecture for dynamically configuring device fabrics (2025-11-04),
2. 12457271 - System, apparatus and method for handling multi-protocol traffic in data link layer circuitry (2025-10-28),
3. 12452034 - Exposing cryptographic measurements of peripheral component interconnect express (PCIE) device controller firmware (2025-10-21),
4. 12393515 - Global persistent flush (2025-08-19),
5. 12360934 - Parameter exchange for a die-to-die interconnect (2025-07-15),
6. 12314397 - Support of PCIe device with multiple security policies (2025-05-27),
7. 11954047 - Circuitry and methods for spatially unique and location independent persistent memory encryption (2024-04-09),
8. 11928059 - Host-managed coherent device memory (2024-03-12),
9. 11789889 - Mechanism for device interoperability of switches in computer buses (2023-10-17),
10. 11741227 - Platform security mechanism (2023-08-29),
11. 11704181 - Apparatus and method for scalable error detection and reporting (2023-07-18),
12. 11522679 - Exposing cryptographic measurements of peripheral component interconnect express (PCIe) device controller firmware (2022-12-06),
13. 11416397 - Global persistent flush (2022-08-16),
14. 11385952 - Apparatus and method for scalable error detection and reporting (2022-07-12),
15. 11347643 - Control logic and methods to map host-managed device memory to a system address space (2022-05-31),

Title: Mahesh S Natu - Innovator from Folsom, CA

Introduction: Mahesh S Natu is a renowned inventor based in Folsom, California, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Mahesh S Natu holds several patents in the areas of artificial intelligence, renewable energy, and sustainable technologies, showcasing his commitment to creating a more efficient and eco-friendly future.

Career Highlights: With a career spanning over two decades, Mahesh S Natu has worked with leading tech companies, spearheading research and development projects that have led to significant advancements in various industries.

Collaborations: Throughout his career, Mahesh S Natu has collaborated with top researchers, engineers, and scientists from around the world, fostering a culture of innovation and knowledge sharing.

Conclusion: Mahesh S Natu's passion for innovation and his dedication to creating impactful solutions have solidified his reputation as a visionary inventor in the technology sector.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…