logo

For the Inventor, By the Inventor

San Francisco, CA, United States of America

Konstantin Volodarsky

This inventor holds 23 USPTO granted patents, primarily in Wafer Polishing Technology. Top assignees: Nutool, Inc., Asm Nutool, Inc., Ontrak Systems, Inc.. Active years: 1998-2008.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Konstantin Volodarsky. Retrieved from https://idiyas.com/inventor/konstantin-volodarsky

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 23

% Patents Active = 78.3

Average Co-Inventor Count = 2.9

ph-index = 10

Forward Citations = 359(Granted Patents)


Company Filing History:

goldMedal8 out of 47 
 
Nutool, Inc.
 patents
silverMedal6 out of 42 
 
Asm Nutool, Inc.
 patents
bronzeMedal4 out of 34 
 
Ontrak Systems, Inc.
 patents
4. 3 out of 3,945 
 
Lam Research Corporation
 patents
5. 1 out of 14,454 
 
Applied Materials, Inc.
 patents
6. 1 out of 993 
 
Novellus Systems Incorporated
 patents

Years Active: 1998-2008

Loading Chart...
Areas of Expertise:
Wafer Carrier
Electrochemical Plating
Chemical Mechanical Polishing
Polishing Head
Anode Assembly
Substrate Handling
Vertically Configured Chamber
Polishing Apparatus
Pad Dressing
Belt Drive System
Planarization Technology
Work Piece Carrier
23 patents (USPTO):Explore Patents
1. 7316602 - Constant low force wafer carrier for electrochemical mechanical processing and chemical mechanical polishing (2008-01-08),
2. 6988932 - Apparatus of sealing wafer backside for full-face processing (2006-01-24),
3. 6969456 - Method of using vertically configured chamber used for multiple processes (2005-11-29),
4. 6939206 - Method and apparatus of sealing wafer backside for full-face electrochemical plating (2005-09-06),
5. 6932679 - Apparatus and method for loading a wafer in polishing system (2005-08-23),
6. 6884334 - Vertically configured chamber used for multiple processes (2005-04-26),
7. 6855037 - Method of sealing wafer backside for full-face electrochemical plating (2005-02-15),
8. 6773576 - Anode assembly for plating and planarizing a conductive layer (2004-08-10),
9. 6716084 - Carrier head for holding a wafer and allowing processing on a front face thereof to occur (2004-04-06),
10. 6612915 - Work piece carrier head for plating and polishing (2003-09-02),
11. 6604988 - Polishing apparatus and method with belt drive system adapted to extend the lifetime of a refreshing polishing belt provided therein (2003-08-12),
12. 6533646 - Polishing head with removable subcarrier (2003-03-18),
13. 6478936 - Anode assembly for plating and planarizing a conductive layer (2002-11-12),
14. 6468139 - Polishing apparatus and method with a refreshing polishing belt and loadable housing (2002-10-22),
15. 6464571 - Polishing apparatus and method with belt drive system adapted to extend the lifetime of a refreshing polishing belt provided therein (2002-10-15),

Title: Konstantin Volodarsky - Innovative Inventor from San Francisco

Introduction: Konstantin Volodarsky is a renowned inventor based in San Francisco, CA, known for his groundbreaking contributions to various technological fields.

Latest Patents: Konstantin Volodarsky holds several recent patents in the areas of artificial intelligence, renewable energy, and biotechnology, showcasing his diverse range of expertise.

Career Highlights: With over two decades of experience in the innovation industry, Konstantin Volodarsky has led numerous successful projects that have revolutionized the way we approach modern challenges.

Collaborations: Throughout his career, Konstantin Volodarsky has collaborated with leading research institutions, universities, and tech companies, fostering a culture of innovation and knowledge-sharing.

Conclusion: Konstantin Volodarsky's passion for pushing the boundaries of technology and his relentless pursuit of excellence continue to inspire the next generation of inventors and innovators worldwide.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…