San Jose, CA, United States of America

Jun Liu

This inventor holds 29 USPTO granted patents and 5 published patent applications and 2 EPO patents, primarily in Integrated Circuit Design. Top assignees: Xilinx, Inc., Intersil Americas Inc., Meta Platforms, Inc.. Active years: 2010-2024.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jun Liu. Retrieved from https://idiyas.com/inventor/jun-liu-5blgvz3q

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 29 

% Patents Active = 79.3

 

Average Co-Inventor Count = 3.4

ph-index = 8

Forward Citations = 391(Granted Patents)


Location History:

  • Sunnyvale, CA (US) (2013 - 2017)
  • San Jose, CA (US) (2010 - 2024)

Company Filing History:


Years Active: 2010-2024

Loading Chart...
Loading Chart...
Areas of Expertise:
Integrated Circuit
Partial Reconfiguration
Power Management
Latching Techniques
Network-on-Chip
Optical Lithography
Buck-Boost Converter
Voltage Supply
Solar Panel
Dynamic Function Exchange
Programmable Circuits
Run Length Compression
29 patents (USPTO):Explore Patents

Title: The Innovations of Jun Liu in Circuit Design

Introduction

Jun Liu, based in San Jose, CA, is an accomplished inventor holding an impressive portfolio of 29 patents. His contributions to the field of circuit design, particularly in the areas of dynamic port handling and designing single event upset latches, showcase his innovative spirit and technical expertise.

Latest Patents

Among his latest patents, Jun Liu's work on "Dynamic Port Handling for Isolated Modules" stands out. This innovative approach involves the insertion of static drivers within a static isolated module, effectively managing the dynamic functionalities of circuit designs. The method not only enhances the design process for reconfigurable module instances but also improves the efficiency of the associated nets and ports during circuit creation.

Another significant patent is related to "Designing Single Event Upset Latches." This invention details an integrated circuit (IC) that features a unique combination of an inverter, a clock transmission gate, and a plurality of storage cells. This configuration aims to protect data integrity and enhance performance in various electronic applications.

Career Highlights

Jun Liu has made significant contributions while working at renowned companies in the tech sector, including Xilinx, Inc. and Intersil Americas Inc. His roles at these companies allowed him to develop and refine his innovative designs, positioning him as a key player in the industry.

Collaborations

Throughout his career, Jun Liu has collaborated with esteemed colleagues such as Weihong Qiu and Raymond Kong. These partnerships have facilitated the exchange of ideas and fostered advancements in circuit design and technology.

Conclusion

Jun Liu's innovations in circuit design and his substantial number of patents underscore his importance as an inventor in the technology sector. His work not only advances electronic systems but also inspires future innovations in the field. Jun Liu continues to be a significant figure in the evolution of circuit design, paving the way for future advancements.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…