logo

For the Inventor, By the Inventor

Santa Clara, CA, United States of America

Juhan Kim

This inventor holds 32 USPTO granted patents and 5 published patent applications and 1 EPO patent, primarily in Semiconductor Design. Top assignees: Globalfoundries Inc., Globalfoundries U.S. Inc.. Active years: 2014-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Juhan Kim. Retrieved from https://idiyas.com/inventor/juhan-kim-yuola8du

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 32 

% Patents Active = 90.6

 

Average Co-Inventor Count = 2.8

ph-index = 7

Forward Citations = 156(Granted Patents)


Location History:

  • Santa Clara, CA (US) (2014 - 2020)
  • Sunnyvale, CA (US) (2017 - 2021)

Company Filing History:

goldMedal28 out of 5,671 
 
Globalfoundries Inc.
 patents
silverMedal4 out of 1,093 
 
Globalfoundries U.S. Inc.
 patents

Years Active: 2014-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Semiconductor-on-Insulator
FinFET
Antenna Structure
Memory Cell Design
Double Patterning
Integrated Circuit
Body-Biasing
Circuit Routing
Power Rail
Standard Cells
SADP Routing
Context Aware Processing
32 patents (USPTO):Explore Patents
1. 12677477 - Area-efficient fully depleted semiconductor-on-insulator structure with mixed threshold voltage transistors (2026-07-07),
2. 12457799 - Antenna structure (2025-10-28),
3. 12288782 - Cell layouts (2025-04-29),
4. 12272299 - Compact memory-in-pixel display structure (2025-04-08),
5. 11205033 - Method, apparatus and system for wide metal line for SADP routing (2021-12-21),
6. 10846452 - Method, apparatus and system for wide metal line for SADP routing (2020-11-24),
7. 10777558 - CMOS-based integrated circuit products with isolated P-wells for body-biasing transistor devices (2020-09-15),
8. 10678287 - Positive and negative full-range back-bias generator circuit structure (2020-06-09),
9. 10658294 - Structure and method for flexible power staple insertion (2020-05-19),
10. 10366954 - Structure and method for flexible power staple insertion (2019-07-30),
11. 10360334 - Context aware processing to resolve strong spacing effects due to strain relaxation in standard cell library (2019-07-23),
12. 10340288 - Method, apparatus, and system for improved memory cell design having unidirectional layout using self-aligned double patterning (2019-07-02),
13. 10290582 - Method, apparatus, and system for offset metal power rail for cell design (2019-05-14),
14. 10199378 - Special construct for continuous non-uniform active region FinFET standard cells (2019-02-05),
15. 10108771 - Method, apparatus and system for forming recolorable standard cells with triple patterned metal layer structures (2018-10-23),

Title: Juhan Kim - Pioneering Inventor from Santa Clara, CA

Introduction: Juhan Kim is a renowned inventor based in Santa Clara, CA, known for his groundbreaking contributions to various technological fields.

Latest Patents: Juhan Kim holds several patents in the areas of artificial intelligence, semiconductor technology, and renewable energy solutions.

Career Highlights: With over two decades of experience in the tech industry, Juhan Kim has worked for leading companies such as Apple and Google, where he played a key role in developing innovative products and technologies.

Collaborations: Throughout his career, Juhan Kim has collaborated with top researchers and engineers from prestigious universities and research institutions, fostering a culture of innovation and excellence.

Conclusion: Juhan Kim's passion for pushing the boundaries of technology and his relentless pursuit of innovation continue to inspire the next generation of inventors and entrepreneurs.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…