IDiyas

For the Inventor, By the Inventor

Irmo, SC, United States of America

John V Lovelace

USPTO Granted Patents = 27 

 

Average Co-Inventor Count = 3.1

ph-index = 9

Forward Citations = 275(Granted Patents)


Location History:

  • Hillsboro, OR (US) (2003 - 2010)
  • Irmo, SC (US) (2003 - 2020)
  • Driftwood, TX (US) (2019 - 2021)

Company Filing History:

goldMedal27 out of 54,664 
 
Intel Corporation
 patents

Years Active: 2003-2025

Loading Chart...
Loading Chart...
27 patents (USPTO):Explore Patents
1. 12321622 - Deferred ECC (error checking and correction) memory initialization by memory scrub hardware (2025-06-03),
2. 10891243 - Memory bus MR register programming process (2021-01-12),
3. 10621121 - Measurement and optimization of command signal timing margins (2020-04-14),
4. 10552643 - Fast boot up memory controller (2020-02-04),
5. 10380043 - Memory bus MR register programming process (2019-08-13),
6. 10347319 - Method and apparatus for dynamically adjusting voltage reference to optimize an I/O system (2019-07-09),
7. 10289431 - Technologies for reduced control and status register access latency (2019-05-14),
8. 10148416 - Signal phase optimization in memory interface training (2018-12-04),
9. 9852021 - Method and apparatus for encoding registers in a memory module (2017-12-26),
10. 9627029 - Method for training a control signal based on a strobe signal in a memory module (2017-04-18),
11. 9373365 - Method and apparatus for dynamically adjusting voltage reference to optimize an I/O system (2016-06-21),
12. 9330734 - Method and apparatus for dynamically adjusting voltage reference to optimize an I/O system (2016-05-03),
13. 9318182 - Apparatus, method and system to determine memory access command timing based on error detection (2016-04-19),
14. 9025399 - Method for training a control signal based on a strobe signal in a memory module (2015-05-05),
15. 8843732 - Mechanism for detecting a no-processor swap condition and modification of high speed bus calibration during boot (2014-09-23),

Title: John V Lovelace: Pioneering Innovator in Technological Advancement

Introduction:

John V Lovelace, a visionary inventor hailing from Irmo, SC (US), has left an indelible mark on the world of technology with his passion for innovation and relentless pursuit of advancement. With an impressive 26 patents to his name, Lovelace's contributions continue to inspire generations of inventors and innovators worldwide.

Latest Patents:

Among his latest patents is the 'Memory Bus MR Register Programming Process', a method that revolutionizes the programming process of memory chips. Another groundbreaking invention includes the 'Measurement and Optimization of Command Signal Timing Margins', which focuses on training internal command/address signal lines of a memory module for enhanced performance.

Career Highlights:

Lovelace is a distinguished member of the renowned Intel Corporation, a global leader in semiconductor manufacturing. His tenure at Intel Corporation has been marked by a series of groundbreaking innovations that have redefined the landscape of technology and computing.

Collaborations:

Throughout his career, Lovelace has collaborated with esteemed colleagues such as Christopher P Mozak and Bryan L Spry. Together, they have worked on various projects that have pushed the boundaries of technological advancement and set new standards in the industry.

Conclusion:

In conclusion, John V Lovelace's remarkable journey as an inventor and innovator serves as a testament to the power of relentless pursuit and unwavering passion for technological advancement. His contributions have not only transformed the realm of technology but have also inspired countless individuals to dream big, think outside the box, and drive innovation forward into the future.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…