For the Inventor, By the Inventor

Enter inventor name

Sunnyvale, CA, United States of America

Jesse Eugene Chen

USPTO Granted Patents = 10

Average Co-Inventor Count = 1.2

ph-index = 7

Forward Citations = 133(Granted Patents)

Company Filing History:

Rf Micro Devices, Inc.

Cadence Design Systems, Inc.

1 out of 41,498

Qualcomm Incorporated

4. 1 out of 832,843

Other

patents

Years Active: 1999-2014

Loading Chart...

10 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 8712751 - System and method of verification of analog circuits (2014-04-29),

2. 7567783 - I/Q mismatch calibration of direct conversion transceivers using the OFDM short training sequence (2009-07-28),

3. 7496340 - I/Q mismatch calibration of direct conversion receivers using radio frequency noise (2009-02-24),

4. 7463866 - I/Q mismatch calibration of direct conversion transceivers using the OFDM short training sequence (2008-12-09),

5. 7450919 - I/Q mismatch correction using transmitter leakage and gain modulation (2008-11-11),

6. 6941121 - Method for calibrating a DC offset cancellation level for direct conversion receivers (2005-09-06),

7. 6504885 - System and method for modeling mixed signal RF circuits in a digital signal environment (2003-01-07),

8. 6260176 - Method and system for simulating and making a phase lock loop circuit (2001-07-10),

9. 6181754 - System and method for modeling mixed signal RF circuits in a digital signal environment (2001-01-30),

10. 5987238 - Method and system for simulating and making a phase lock loop circuit (1999-11-16),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…