For the Inventor, By the Inventor

Enter inventor name

Bengaluru, India

Jagdish Chand Goyal

USPTO Granted Patents = 11

Average Co-Inventor Count = 3.5

ph-index = 4

Forward Citations = 127(Granted Patents)

Location History:

Jagadish Nagar OPP. BEML Hospital, IN (2014)
Bengaluru, IN (2011 - 2018)
Karnataka, IN (2016 - 2019)

Company Filing History:

11 out of 29,232

Texas Instruments Corporation

Years Active: 2011-2019

Loading Chart...

11 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 10439620 - Dual-PFD feedback delay generation circuit (2019-10-08),

2. 10243573 - Phase syncronizing PLL output across reference and VCO clock domains (2019-03-26),

3. 9954705 - Phase noise improvement techniques for wideband fractional-N synthesizers (2018-04-24),

4. 9948312 - Phase lock loop with a digital charge pump (2018-04-17),

5. 9667300 - Frequency synthesizer for achieving fast re-lock between alternate frequencies in low bandwidth PLLs (2017-05-30),

6. 9509323 - Fractional-N synthesizer with pre-multiplication (2016-11-29),

7. 9503105 - Phase frequency detector (PFD) circuit with improved lock time (2016-11-22),

8. 9407424 - Fast locking clock and data recovery using only two samples per period (2016-08-02),

9. 9407249 - System and method for pulse width modulation (2016-08-02),

10. 8742823 - Driver output pad leakage current compensation (2014-06-03),

11. 7965100 - Transmitter with internal compensation for variance in differential data line impedance (2011-06-21),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…