For the Inventor, By the Inventor

Enter inventor name

Hiroyuki Matsunami

USPTO Granted Patents = 9

Average Co-Inventor Count = 2.0

ph-index = 3

Forward Citations = 15(Granted Patents)

Location History:

Yokohama, JP (2013)
Kasugai, JP (2006 - 2017)
Tajimi, JP (2003 - 2022)

Company Filing History:

4 out of 39,237

Fujitsu Corporation

Cypress Semiconductor Corporation

Fujitsu Semiconductor Limited

Years Active: 2003-2022

Loading Chart...

9 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 11362667 - Reducing delay-lock loop delay fluctuation (2022-06-14),

2. 9577654 - Analog-digital converter and control method (2017-02-21),

3. 9178416 - Adjusting apparatus and adjustment method (2015-11-03),

4. 8513938 - Reference voltage circuit and semiconductor integrated circuit (2013-08-20),

5. 7834673 - Variable delay circuit and delay amount control method (2010-11-16),

6. 7266170 - Signal generating circuit, timing recovery PLL, signal generating system and signal generating method (2007-09-04),

7. 7113047 - Clock generator and its control method (2006-09-26),

8. 7071675 - Band distribution inspecting device and band distribution inspecting method (2006-07-04),

9. 6577260 - Digital/analogy converter for reducing glitch (2003-06-10),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…