logo

For the Inventor, By the Inventor

Hyogo, Japan

Hiroshi Komurasaki

This inventor holds 15 USPTO granted patents, primarily in Semiconductor Circuits. Top assignees: Mitsubishi Denki Kabushiki Kaisha, Renesas Technology Corp., Other. Active years: 1999-2008.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hiroshi Komurasaki. Retrieved from https://idiyas.com/inventor/hiroshi-komurasaki

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 15

% Patents Active = 60.0

Average Co-Inventor Count = 3.2

ph-index = 8

Forward Citations = 146(Granted Patents)


Location History:

  • Tokyo, JP (2000 - 2004)
  • Hyogo, JP (1999 - 2008)

Company Filing History:

goldMedal9 out of 21,351 
 
Mitsubishi Denki Kabushiki Kaisha
 patents
silverMedal5 out of 3,781 
 
Renesas Technology Corp.
 patents
bronzeMedal1 out of 834,659 
Other
 patents

Years Active: 1999-2008

Loading Chart...
Areas of Expertise:
Oscillator Circuit
Mixer Circuit
Semiconductor Device
Variable Gain Amplifier
Frequency Converter
Integrated Circuit
Inductor Recognition
A/D Converter
High Linearity
Gain Characteristic
Phase Noise
Body Potential
15 patents (USPTO):Explore Patents
1. 7362194 - Oscillator circuit and L load differential circuit achieving a wide oscillation frequency range and low phase noise characteristics (2008-04-22),
2. 7202754 - Oscillator circuit and L load differential circuit achieving a wide oscillation frequency range and low phase noise characteristics (2007-04-10),
3. 6850120 - Semiconductor device including semiconductor element of high breakdown voltage (2005-02-01),
4. 6826393 - Mixer circuit having component for frequency conversion (2004-11-30),
5. 6798678 - Frequency voltage converter (2004-09-28),
6. 6791413 - Variable gain amplifier with a gain exhibiting a linear in dB characteristic relative to a control voltage (2004-09-14),
7. 6642540 - Semiconductor integrated circuit device (2003-11-04),
8. 6639446 - High linearity, high gain mixer circuit (2003-10-28),
9. 6522711 - Variable frequency divider circuit (2003-02-18),
10. 6500722 - Inductor recognition method, layout inspection method, computer readable recording medium in which a layout inspection program is recorded and process for a semiconductor device (2002-12-31),
11. 6472925 - Mixer circuit with negative feedback filtering (2002-10-29),
12. 6355957 - Semiconductor device having body potential fixing portion and closed-loop gate structure (2002-03-12),
13. 6127892 - Amplification circuit (2000-10-03),
14. 6069579 - Folding type A/D converter and folding type A/D converter circuit (2000-05-30),
15. 5973539 - Mixer circuit for mixing two signals having mutually different (1999-10-26),
Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…