Hidetoshi Saito

This inventor holds 33 USPTO granted patents, primarily in Semiconductor Memory. Top assignees: Kabushiki Kaisha Toshiba, Kioxia Corporation. Active years: 1996-2023.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hidetoshi Saito. Retrieved from https://idiyas.com/inventor/hidetoshi-saito

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 33

% Patents Active = 72.7

Average Co-Inventor Count = 2.7

ph-index = 12

Forward Citations = 420(Granted Patents)

Location History:

Kanagawa-Ken, JP (2005 - 2006)
Yokohama, JP (1996 - 2008)
Yamato, JP (2004 - 2023)

Company Filing History:

32 out of 53,276

Kabushiki Kaisha Toshiba

Years Active: 1996-2023

Loading Chart...

Areas of Expertise:

Semiconductor Memory Device

Nonvolatile Memory

Integrated Circuit

Memory Stacks

Data Erasure

Transistor Technology

Self-Testing

Redundant Circuitry

Storage Section

Simultaneous Read/Write

Threshold Voltage Control

Automatic Write/Erase Function

33 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 11569256 - Memory device with transistors above memory stacks and manufacturing method of the memory device (2023-01-31),

2. 8649234 - Semiconductor memory device (2014-02-11),

3. 7739560 - Nonvolatile semiconductor memory device and method of self-testing the same (2010-06-15),

4. 7564717 - Semiconductor memory device (2009-07-21),

5. 7515499 - Semiconductor memory device equipped with storage section for storing setting information to set initial operation and function (2009-04-07),

6. 7382670 - Semiconductor integrated circuit device (2008-06-03),

7. 7345919 - Semiconductor device that enables simultaneous read and write/read operation (2008-03-18),

8. 7126855 - Semiconductor device that enables simultaneous read and write/read operation (2006-10-24),

9. 7120053 - Semiconductor intergrated circuit device with a main cell array and a fuse cell array whose word lines and bit lines are extended in the same directions (2006-10-10),

10. 7046559 - Semiconductor memory device capable of erasing or writing data in one bank while reading data from another bank (2006-05-16),

11. 6920057 - Semiconductor device that enables simultaneous read and write/read operation (2005-07-19),

12. 6917220 - Semiconductor device and a method for checking state transition thereof (2005-07-12),

13. 6906960 - Semiconductor memory device (2005-06-14),

14. 6903983 - Semiconductor integrated circuit device and read start trigger signal generating method therefor (2005-06-07),

15. 6856543 - Semiconductor integrated circuit device with erasable and programmable fuse memory (2005-02-15),

Title: Hidetoshi Saito: Pioneering Inventor from Yamato

Introduction: Hidetoshi Saito is a renowned inventor hailing from Yamato, Japan, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Saito's latest patents focus on advancements in artificial intelligence, robotics, and sustainable energy solutions, showcasing his commitment to creating a more efficient and sustainable future.

Career Highlights: With over two decades of experience in the tech industry, Saito has held key positions in leading research institutions and tech companies, where he has spearheaded projects that have revolutionized the way we interact with technology.

Collaborations: Throughout his career, Saito has collaborated with top engineers, scientists, and researchers from around the world, fostering a culture of innovation and knowledge-sharing that has led to numerous breakthrough inventions.

Conclusion: Hidetoshi Saito's relentless pursuit of innovation and his passion for pushing the boundaries of technology have solidified his reputation as a visionary inventor, inspiring the next generation of innovators to dream big and create a better tomorrow.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]