logo

For the Inventor, By the Inventor

Graziano Mirichigni

Vimercate, Italy

Graziano Mirichigni

LinkedIn

This inventor holds 102 USPTO granted patents and 23 published patent applications and 8 EPO patents, primarily in Memory Device Technology (CPC class G11C13-004). Top assignees: Micron Technology Incorporated, Stmicroelectronics S.r.l., Lodestar Licensing Group LLC. Active years: 2006-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Graziano Mirichigni. Retrieved from https://idiyas.com/inventor/graziano-mirichigni

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 102 

% Patents Active = 99.0

 

Average Co-Inventor Count = 2.7

ph-index = 10

Forward Citations = 367(Granted Patents)

Forward Citations (Not Self Cited) = 199(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Pietracamela (TE), IT (2009 - 2015)
  • Pietracamela, IT (2006 - 2017)
  • Vimercate, IT (2013 - 2024)

Company Filing History:

goldMedal89 out of 39,325 
 
Micron Technology Incorporated
 patents
silverMedal2 out of 5,700 
 
Stmicroelectronics S.r.l.
 patents
bronzeMedal1 out of 220 
 
Lodestar Licensing Group LLC
 patents
4. 5 out of 834,659 
Other
 patents
where one patent can have more than one assignee

Years Active: 2006-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Power Management
Data Recognition
Memory Cells
Energy Information
Access Protection
Wear Leveling
Parallel Access
Configurable Storage
Adaptive Reads
Transaction Metadata
ECC Configuration
Wireless Interface
102 patents (USPTO):Explore Patents
1. 12769384 - Providing energy information to memory (2026-10-20),
2. 12730717 - ECC configuration in memories (2026-09-08),
3. 12688882 - Row activation indication registers (2026-07-21),
4. 12645532 - Memory apparatus configured with scrubbing or refreshing operations to preserve integrity of stored data and method for operating the same (2026-06-02),
5. 12578781 - Bank configurable power modes (2026-03-17),
6. 12547554 - Data identity recognition for semiconductor devices (2026-02-10),
7. 12277969 - Auto-referenced memory cell read techniques (2025-04-14),
8. 12228991 - Architecture-based power management for a memory device (2025-02-18),
9. 12183421 - Techniques for indicating row activation (2024-12-31),
10. 12165730 - Providing power availability information to memory (2024-12-10),
11. 12147287 - Providing energy information to memory (2024-11-19),
12. 12135610 - ECC configuration in memories (2024-11-05),
13. 12086421 - Memory device with data scrubbing capability and methods (2024-09-10),
14. 12045113 - Bank configurable power modes (2024-07-23),
15. 12009028 - Auto-referenced memory cell read techniques (2024-06-11),

Title: Graziano Mirichigni: Memory Technology Inventor

Introduction

Graziano Mirichigni is an inventor based in Vimercate, Italy, whose work focuses on memory technologies. His portfolio includes 102 patents, with inventions addressing energy-aware memory operation and error-correction methods.

Latest Patents

“Providing Energy Information to Memory” describes a method in which a host monitors the charge level of an energy source and, when it reaches a specified threshold, sends a memory device signaling that indicates an energy mode. This approach connects the host’s energy status with the memory device’s operating mode.

“ECC Configuration in Memories” concerns adapting error-correction capability or granularity to the current status of memory cells. The method uses registers to track required and selected ECC settings, and an ECC switch command to change the configuration when needed. Related apparatuses and systems are also disclosed.

Career Highlights

Mirichigni’s listed professional experience includes Micron Technology Incorporated, where his work is associated with memory technology and related inventions.

Collaborations

His listed coworkers include Luca Porzio and Danilo Caraccio.

Conclusion

Graziano Mirichigni’s patent portfolio reflects a focus on improving memory systems through energy-aware operation and adaptable error correction.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…