IDiyas

For the Inventor, By the Inventor

Garland, TX, United States of America

Frederick G Wall

USPTO Granted Patents = 9

Average Co-Inventor Count = 1.8

ph-index = 7

Forward Citations = 155(Granted Patents)


Location History:

  • Rock Hill, SC (US) (1978)
  • Garland, TX (US) (1983 - 2001)
  • Garland Dallas County, TX (US) (2002)

Company Filing History:

goldMedal7 out of 29,232 
 
Texas Instruments Corporation
 patents
silverMedal2 out of 832,680 
Other
 patents

Years Active: 1978-2002

Loading Chart...
9 patents (USPTO):Explore Patents
1. 6487687 - Voltage level shifter with testable cascode devices (2002-11-26),
2. 6294943 - Method of designing fail-safe CMOS I/O buffers whose external nodes accept voltages higher than the maximum gate oxide operating voltage (2001-09-25),
3. 6211693 - Testability circuit for cascode circuits used for high voltage interface (2001-04-03),
4. 6040708 - Output buffer having quasi-failsafe operation (2000-03-21),
5. 5995010 - Output buffer providing testability (1999-11-30),
6. 5428255 - Gate array base cell with multiple P-channel transistors (1995-06-27),
7. 4405918 - Current sensing of capacitive keyboard arrays (1983-09-20),
8. 4127485 - Vacuum filter for swimming pools (1978-11-28),
9. 4115877 - Liquid level sensing device and swimming pool water circulation systems (1978-09-26),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…