For the Inventor, By the Inventor

Enter inventor name

Folsom, CA, United States of America

Adhiveeraraghavan Srikanth

USPTO Granted Patents = 10

Average Co-Inventor Count = 2.5

ph-index = 3

Forward Citations = 36(Granted Patents)

Location History:

Folsom, CA (US) (2002 - 2017)
El Dorado Hills, CA (US) (2019 - 2020)

Company Filing History:

10 out of 54,664

Intel Corporation

Years Active: 2002-2020

Loading Chart...

10 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 10637636 - Jitter sensing and adaptive control of parameters of clock and data recovery circuits (2020-04-28),

2. 10237051 - Jitter sensing and adaptive control of parameters of clock and data recovery circuits (2019-03-19),

3. 9614692 - Method and apparatus for minimizing within-die variations in performance parameters of a processor (2017-04-04),

4. 9280162 - Method and apparatus for minimizing within-die variations in performance parameters of a processor (2016-03-08),

5. 9009366 - Method and apparatus for minimizing within-die variations in performance parameters of a processor (2015-04-14),

6. 8683098 - Method and apparatus for minimizing within-die variations in performance parameters of a processor (2014-03-25),

7. 7012451 - Slew rate at buffers by isolating predriver from driver (2006-03-14),

8. 7002378 - Valid data strobe detection technique (2006-02-21),

9. 6617891 - Slew rate at buffers by isolating predriver from driver (2003-09-09),

10. 6414539 - AC timings at the input buffer of source synchronous and common clock designs by making the supply for differential amplifier track the reference voltage (2002-07-02),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…