For the Inventor, By the Inventor

Enter assignee name

Santa Clara, CA, United States of America

P.a. Semi, Inc.

USPTO Granted Patents = 25

Forward Citations = 273

Loading Chart...

Loading Chart...

30 inventors (with patents filed for the assignee):

James B Keller (6 out of 120 patents)

Edgardo F Klass (5 out of 54 patents)

Vincent R Von Kaenel (5 out of 61 patents)

4. Sridhar Subramanian (5 out of 42 patents)

5. Po-Yung Chang (4 out of 23 patents)

6. Ruchi Wadhawan (4 out of 34 patents)

7. Rajat Goel (4 out of 6 patents)

8. Ramesh B Gunna (3 out of 46 patents)

9. Brian J Campbell (3 out of 44 patents)

10. Andrew J Demas (3 out of 5 patents)

11. George Kong Yiu (3 out of 10 patents)

12. Greg M Hess (2 out of 40 patents)

13. Daniel C Murray (2 out of 35 patents)

14. Wei-Han Lien (2 out of 34 patents)

15. James Han Wang (2 out of 98 patents)

25 patents: Sort by Forward Citations

1. 7529866 - Retry mechanism in cache coherent communication among agents (2009-05-05),

2. 7500044 - Digital phase relationship lock loop (2009-03-03),

3. 7496695 - Unified DMA (2009-02-24),

4. 7493451 - Prefetch unit (2009-02-17),

5. 7474571 - Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage (2009-01-06),

6. 7472260 - Early retirement of store operation past exception reporting pipeline stage in strongly ordered processor with load/store queue entry retained until completion (2008-12-30),

7. 7461190 - Non-blocking address switch with shallow per agent queues (2008-12-02),

8. 7454674 - Digital jitter detector (2008-11-18),

9. 7426601 - Segmented interconnect for connecting multiple agents in a system (2008-09-16),

10. 7412555 - Ordering rule and fairness implementation (2008-08-12),

11. 7411409 - Digital leakage detector that detects transistor leakage current in an integrated circuit (2008-08-12),

12. 7398361 - Combined buffer for snoop, store merging, load miss, and writeback operations (2008-07-08),

13. 7376817 - Partial load/store forward prediction (2008-05-20),

14. 7373569 - Pulsed flop with scan circuitry (2008-05-13),

15. 7373486 - Partially decoded register renamer (2008-05-13),

P.A. Semi, Inc. is a semiconductor company focused on designing and developing high-performance processors for a range of applications. With expertise in power-efficient system-on-chip (SoC) solutions, P.A. Semi offers innovative solutions for industries such as aerospace, defense, networking, and storage. Their mission is to deliver cutting-edge technology that enables their customers to achieve superior performance, energy efficiency, and reliability.

This text is generated by artificial intelligence and may not be accurate.

Company Badge

USPTO Data Jan 1 1976 - Dec 2 2025

25 Patents

#171 in Santa Clara, CA

#3,053 in California

#12,896 in US

#24,897 in the World

Santa Clara, CA, United States of America

P.a. Semi, Inc.

Forward Citations = 273

30 inventors:

James B Keller (6 out of 120 patents)

Edgardo F Klass (5 out of 54 patents)

Vincent R Von Kaenel (5 out of 61 patents)

4. Sridhar Subramanian (5 out of 42 patents)

5. Po-Yung Chang (4 out of 23 patents)

Please report any incorrect information to support@idiyas.com

Loading…