For the Inventor, By the Inventor

Enter assignee name

Lausanne, Switzerland

Innovative Silicon Isi Sa

USPTO Granted Patents = 19

% Expired Patents = 5.3

Forward Citations = 3,054

Loading Chart...

Loading Chart...

16 inventors (with patents filed for the assignee):

Serguei Okhonin (9 out of 66 patents)

Eric Carman (5 out of 28 patents)

Mikhail Nagoga (3 out of 28 patents)

4. Pierre Fazan (3 out of 12 patents)

5. Michel Bron (2 out of 13 patents)

6. Gregory Allan Popoff (2 out of 2 patents)

7. David Edward Fisch (2 out of 8 patents)

8. Richard Ferrant (1 out of 81 patents)

9. Philippe Bruno Bauser (1 out of 9 patents)

10. Anant Pratap Singh (1 out of 3 patents)

11. Philippe Graber (1 out of 1 patent)

12. Paul De Champs (1 out of 1 patent)

13. Hamid Daghighian (1 out of 2 patents)

14. William K Waller (1 out of 52 patents)

15. Mark-Eric Jones (1 out of 1 patent)

19 patents: Sort by Forward Citations

1. 7787319 - Sense amplifier circuitry for integrated circuit having memory cell array, and method of operating same (2010-08-31),

2. 7736959 - Integrated circuit device, and method of fabricating same (2010-06-15),

3. 7733693 - Semiconductor memory device and method of operating same (2010-06-08),

4. 7732816 - Semiconductor device (2010-06-08),

5. 7683430 - Electrically floating body memory cell and array, and method of operating or controlling same (2010-03-23),

6. 7619944 - Method and apparatus for variable memory cell refresh (2009-11-17),

7. 7606098 - Semiconductor memory array architecture with grouped memory cells, and method of controlling same (2009-10-20),

8. 7606066 - Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same (2009-10-20),

9. 7602645 - Method and apparatus for varying the programming duration and/or voltage of an electrically floating body transistor, and memory cell array implementing same (2009-10-13),

10. 7542345 - Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same (2009-06-02),

11. 7542340 - Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same (2009-06-02),

12. 7541616 - Semiconductor device (2009-06-02),

13. 7514748 - Semiconductor device (2009-04-07),

14. 7499358 - Method and circuitry to generate a reference current for reading a memory cell, and device implementing same (2009-03-03),

15. 7499352 - Integrated circuit having memory array including row redundancy, and method of programming, controlling and/or operating same (2009-03-03),

Company Overview

Innovative Silicon Isi Sa, based in Lausanne, Switzerland, specializes in advanced semiconductor technologies, focusing on memory solutions that enhance performance and efficiency in electronic devices. The company is recognized for its innovative approaches to developing high-density memory products that cater to a variety of applications, including consumer electronics and computing systems. By leveraging cutting-edge research in silicon technology, Innovative Silicon aims to drive advancements in the semiconductor industry and contribute to the evolution of digital technology.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 20 2026

19 Patents

#19 in Lausanne

#645 in Switzerland

#32,693 in the World

Lausanne, Switzerland

Innovative Silicon Isi Sa

Forward Citations = 3,054

16 inventors:

Serguei Okhonin (9 out of 66 patents)

Eric Carman (5 out of 28 patents)

Mikhail Nagoga (3 out of 28 patents)

4. Pierre Fazan (3 out of 12 patents)

5. Michel Bron (2 out of 13 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Innovative Silicon Isi Sa. Retrieved from https://idiyas.com/company/innovative-silicon-isi-sa

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…