The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 15, 2026

Filed:

Mar. 06, 2023
Applicant:

Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu, TW;

Inventors:

Shu-Ting Tsai, Kaohsiung City, TW;

Jeng-Shyan Lin, Tainan City, TW;

Chun-Chieh Chuang, Tainan City, TW;

Dun-Nian Yaung, Taipei City, TW;

Jen-Cheng Liu, Hsinchu, TW;

Feng-Chi Hung, Chubei City, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10W 20/20 (2026.01); A61N 1/39 (2006.01); H10D 88/00 (2026.01); H10F 39/00 (2025.01); H10W 20/00 (2026.01); H10W 20/41 (2026.01); H10W 20/44 (2026.01); H10W 80/00 (2026.01); H10W 90/00 (2026.01); H10W 90/20 (2026.01); H10W 72/00 (2026.01); H10W 99/00 (2026.01);
U.S. Cl.
CPC ...
A61N 1/3931 (2013.01); A61N 1/3987 (2013.01); H10D 88/00 (2025.01); H10F 39/809 (2025.01); H10W 20/023 (2026.01); H10W 20/20 (2026.01); H10W 20/425 (2026.01); H10W 90/00 (2026.01); H10W 20/4441 (2026.01); H10W 72/0198 (2026.01); H10W 80/301 (2026.01); H10W 80/327 (2026.01); H10W 90/297 (2026.01); H10W 90/722 (2026.01); H10W 90/792 (2026.01); H10W 99/00 (2026.01);
Abstract

A semiconductor device comprises a first chip bonded on a second chip. The first chip comprises a first substrate and first interconnection components formed in first IMD layers. The second chip comprises a second substrate and second interconnection components formed in second IMD layers. The device further comprises a first conductive plug formed within the first substrate and the first IMD layers, wherein the first conductive plug is coupled to a first interconnection component and a second conductive plug formed through the first substrate and the first IMD layers and formed partially through the second IMD layers, wherein the second conductive plug is coupled to a second interconnection component.


Find Patent Forward Citations

Loading…