For the Inventor, By the Inventor

Enter inventor name

Fremont, CA, United States of America

TaeJin Pyon

USPTO Granted Patents = 5

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 3(Granted Patents)

Location History:

Fremont, CA (US) (2020 - 2021)
Milpitas, CA (US) (2023)

Company Filing History:

Spin Memory, Inc.

Integrated Silicon Solution, (cayman) Inc.

Years Active: 2020-2023

Loading Chart...

5 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 11586553 - Error cache system with coarse and fine segments for power optimization (2023-02-21),

2. 11580014 - Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments (2023-02-14),

3. 11119936 - Error cache system with coarse and fine segments for power optimization (2021-09-14),

4. 11119910 - Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments (2021-09-14),

5. 10546625 - Method of optimizing write voltage based on error buffer occupancy (2020-01-28),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…