IDiyas

For the Inventor, By the Inventor

Fishkill, NY, United States of America

Soroush Abbaspour

USPTO Granted Patents = 17

Average Co-Inventor Count = 3.1

ph-index = 5

Forward Citations = 68(Granted Patents)


Location History:

  • Fishkill, NY (US) (2009 - 2011)
  • Hopewell Jct., NY (US) (2012)
  • Ossining, NY (US) (2012 - 2013)
  • Hopewell Junction, NY (US) (2013)

Company Filing History:

goldMedal17 out of 164,108 
 
International Business Machines Corporation
 patents

Years Active: 2009-2013

where 'Filed Patents' based on already Granted Patents

17 patents (USPTO):
1. 8549452 - Method for supporting multiple libraries characterized at different process, voltage and temperature points (2013-10-01),
2. 8515725 - Characterization of nonlinear cell macro model for timing analysis (2013-08-20),
3. 8463571 - Performing reliability analysis of signal wires (2013-06-11),
4. 8396910 - Efficient compression and handling of model library waveforms (2013-03-12),
5. 8359563 - Moment-based characterization waveform for static timing analysis (2013-01-22),
6. 8239810 - Method and system for optimizing a device with current source models (2012-08-07),
7. 8122411 - Method of performing static timing analysis considering abstracted cell's interconnect parasitics (2012-02-21),
8. 8108815 - Order independent method of performing statistical N-way maximum/minimum operation for non-Gaussian and non-linear distributions (2012-01-31),
9. 8103997 - Method of employing slew dependent pin capacitances to capture interconnect parasitics during timing abstraction of VLSI circuits (2012-01-24),
10. 8020129 - Multiple voltage threshold timing analysis for a digital integrated circuit (2011-09-13),
11. 7941775 - Arbitrary waveform propagation through a logic gate using timing analysis results (2011-05-10),
12. 7814448 - Representing and propagating a variational voltage waveform in statistical static timing analysis of digital circuits (2010-10-12),
13. 7788617 - Method of modeling and employing the CMOS gate slew and output load dependent pin capacitance during timing analysis (2010-08-31),
14. 7739640 - Method and apparatus for static timing analysis in the presence of a coupling event and process variation (2010-06-15),
15. 7685549 - Method of constrained aggressor set selection for crosstalk induced noise (2010-03-23),

Title: Innovations of Soroush Abbaspour

Introduction

Soroush Abbaspour is a prominent inventor based in Fishkill, NY (US). He has made significant contributions to the field of semiconductor technology, holding a total of 17 patents. His work focuses on methods and systems that enhance the performance and analysis of semiconductor devices.

Latest Patents

One of Abbaspour's latest patents is titled "Method for supporting multiple libraries characterized at different process, voltage and temperature points." This invention provides a method for accurately performing timing, power, and noise analysis by pre-processing characterization points of available libraries. It involves storing time-consuming parts of the analysis and utilizing pre-processed information during active runs to calculate attributes at a desired PVT point. The PVT space is subdivided into triangular or rectangular regions, preferably obtained using Delaunay triangulation.

Another notable patent is "Characterization of nonlinear cell macro model for timing analysis." This system, method, and computer program product model a semiconductor device structure. It includes performing a simulation of the circuit by applying input waveforms and determining voltage and current values at successive time steps. The invention computes charge values as a function of voltage values and generates a nonlinear charge source to model the dynamic behavior of the cell.

Career Highlights

Soroush Abbaspour is currently employed at International Business Machines Corporation (IBM), where he continues to innovate in the semiconductor field. His extensive experience and expertise have positioned him as a key contributor to advancements in technology.

Collaborations

Abbaspour has collaborated with notable colleagues, including Peter Feldmann and Debjit Sinha. Their combined efforts have led to significant developments in semiconductor modeling and analysis.

Conclusion

Soroush Abbaspour's contributions to semiconductor technology through his patents and collaborations highlight his role as an influential inventor in the industry. His innovative methods continue to shape the future of semiconductor analysis and performance.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…