Hamura, Japan

Satoru Isomura

This inventor holds 23 USPTO granted patents, primarily in Semiconductor Technology. Top assignees: Hitachi, Ltd., Hitachi Microcomputer Engineering, Ltd., Renesas Technology Corp.. Active years: 1990-2007.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Satoru Isomura. Retrieved from https://idiyas.com/inventor/satoru-isomura

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 82.6

Average Co-Inventor Count = 4.4

ph-index = 11

Forward Citations = 384(Granted Patents)


Location History:

  • Nishitama, JP (1990)
  • Tokyo, JP (1991 - 1995)
  • Ome, JP (1994 - 1995)
  • Ohme, JP (1994 - 2000)
  • Hamura, JP (1990 - 2007)

Company Filing History:


Years Active: 1990-2007

Loading Chart...
Areas of Expertise:
Signal Processing
Integrated Circuit
Fabrication Method
Semiconductor Device
Electronic Device
Wiring Capacitance
Signal Propagation
Interleaved Memory
RAM Integration
ECL Interface
Logic Cells
Dummy Pedestals
23 patents (USPTO):Explore Patents

Title: The Innovative Mind of Satoru Isomura

Introduction

Satoru Isomura, a prolific inventor based in Hamura, Japan, has made significant contributions to technology, holding an impressive portfolio of 23 patents. His work spans various advancements in electronic circuits and communication devices that showcase his innovative capabilities.

Latest Patents

Among his latest patents is a remarkable signal transmit-receive device, circuit, and loopback test method. This invention optimizes the connection between transmitting and receiving circuit groups by reducing the number of high-speed signal lines needed. It uses a sophisticated loopback test circuit that employs an error detecting circuit, a test signal producing circuit, and a dedicated wiring system for transmitting error information. The error detecting circuit compares predefined test signal patterns with received signals to identify errors, allowing for efficient testing and error correction.

Another notable patent involves a semiconductor integrated circuit that employs a complementary metal-oxide-semiconductor (CMOS) architecture. This circuit features electrical connections designed to control thermal runaway caused by leakage currents through well-established switching transistors. By selectively activating these transistors during testing, the integrated circuit ensures stable operations even under fluctuating conditions.

Career Highlights

Satoru Isomura's professional journey includes significant roles at renowned companies such as Hitachi, Ltd. and Hitachi Microcomputer Engineering, Ltd. His experience in these leading firms has undoubtedly contributed to the depth of his knowledge and his ability to innovate.

Collaborations

Throughout his career, Isomura has collaborated with notable professionals in the field, including Katsumi Ogiue and Yuko Ito. These partnerships have likely enriched his approach to invention and contributed to the development of his technologies.

Conclusion

Satoru Isomura stands as a testament to the impact of innovative thinking in technology. With 23 patents to his name, his contributions have paved the way for advancements in signal processing and semiconductor technology. His work not only showcases his technical expertise but also highlights the importance of collaboration and continued innovation in the ever-evolving landscape of electronic engineering.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…