For the Inventor, By the Inventor

Enter inventor name

San Francisco, CA, United States of America

Richard P Rouse

This inventor holds 8 USPTO granted patents. Top assignee: Advanced Micro Devices Corporation. Active years: 2000-2003.

USPTO Granted Patents = 8

% Patents Active = 100.0

Average Co-Inventor Count = 3.1

ph-index = 6

Forward Citations = 223(Granted Patents)

Company Filing History:

8 out of 13,157

Advanced Micro Devices Corporation

Years Active: 2000-2003

Loading Chart...

8 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6531347 - Method of making recessed source drains to reduce fringing capacitance (2003-03-11),

2. 6503801 - Non-uniform channel profile via enhanced diffusion (2003-01-07),

3. 6475868 - Oxygen implantation for reduction of junction capacitance in MOS transistors (2002-11-05),

4. 6372582 - Indium retrograde channel doping for improved gate oxide reliability (2002-04-16),

5. 6306702 - Dual spacer method of forming CMOS transistors with substantially the same sub 0.25 micron gate length (2001-10-23),

6. 6242329 - Method for manufacturing asymmetric channel transistor (2001-06-05),

7. 6225170 - Self-aligned damascene gate with contact formation (2001-05-01),

8. 6080630 - Method for forming a MOS device with self-compensating V.sub.T -implants (2000-06-27),

Profile summary based on public USPTO records.

Please report any incorrect information to [email protected]

Loading…