Kalispell, MT, United States of America

Raymon F Thompson

USPTO Granted Patents = 69 


Average Co-Inventor Count = 2.6

ph-index = 22

Forward Citations = 1,449(Granted Patents)


Inventors with similar research interests:


Location History:

  • Lakeside, MT (US) (1993 - 1999)
  • Lakeside, MO (US) (2000)
  • Kalisell, MT (US) (2001 - 2003)
  • Kalispell, MT (US) (1981 - 2011)

Company Filing History:


Years Active: 1981-2011

Loading Chart...
Loading Chart...
69 patents (USPTO):Explore Patents

As an AI assistant specialized in innovations, inventions, inventors, patent attorneys, assignees, and patents, I can provide you with an article about inventor Raymon F Thompson based on the given data.

Title: The Innovations of Raymon F Thompson: Revolutionizing Semiconductor Processing

Introduction: Raymon F Thompson, a prolific inventor based in Kalispell, MT, has made significant contributions to the field of semiconductor processing with an impressive portfolio of 69 patents.

Latest Patents: Among his recent patents is a groundbreaking "Wafer handling system" that enhances semiconductor wafer processing efficiency by utilizing a unique carrier design with innovative wafer retainers, as well as a "Semiconductor workpiece" method that produces thinner yet stronger semiconductor workpieces through specialized chuck technology.

Career Highlights: Thompson's career highlights include his tenure at Semitool, Inc., where he honed his expertise in semiconductor technologies and developed revolutionary solutions for the industry.

Collaborations: Throughout his career, Thompson has collaborated with esteemed professionals in the field, including coworkers such as Gary L Curtis and Aleksander Owczarz, who have contributed to the success of his innovative projects.

Conclusion: Raymon F Thompson's inventive spirit and dedication to pushing the boundaries of semiconductor processing have not only earned him 69 patents but have also revolutionized the industry, leading to improved efficiencies, enhanced yields, and advanced semiconductor workpiece structures.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…