IDiyas

For the Inventor, By the Inventor

Burlingame, CA, United States of America

Philip Abraham

USPTO Granted Patents = 7 

 

Average Co-Inventor Count = 3.7

ph-index = 3

Forward Citations = 19(Granted Patents)


Location History:

  • Hillsboro, OR (US) (2013)
  • Beaverton, OR (US) (2014 - 2015)
  • Burlingame, CA (US) (2020 - 2023)

Company Filing History:

goldMedal7 out of 54,664 
 
Intel Corporation
 patents

Years Active: 2013-2025

Loading Chart...
Loading Chart...
7 patents (USPTO):Explore Patents
1. 12487928 - Two-stage cache partitioning (2025-12-02),
2. 11604730 - Redundant cache-coherent memory fabric (2023-03-14),
3. 11340960 - Apparatuses, methods, and systems for hardware-assisted lockstep of processor cores (2022-05-24),
4. 10831628 - Hardware lockstep checking within a fault detection interval in a system on chip (2020-11-10),
5. 8977811 - Scalable schedulers for memory controllers (2015-03-10),
6. 8868992 - Robust memory link testing using memory controller (2014-10-21),
7. 8463987 - Scalable schedulers for memory controllers (2013-06-11),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…