logo

For the Inventor, By the Inventor

Austin, TX, United States of America

Paul Gerard Villarrubia

This inventor holds 58 USPTO granted patents and 1 published patent application, primarily in Integrated Circuit Design (CPC class G06F). Top assignees: International Business Machines Corporation, Globalfoundries Inc., International Business Corporation. Active years: 1998-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Paul Gerard Villarrubia. Retrieved from https://idiyas.com/inventor/paul-gerard-villarrubia

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 58 

% Patents Active = 43.1

Average Co-Inventor Count = 4.3

ph-index = 14

Forward Citations = 501(Granted Patents)

Forward Citations (Not Self Cited) = 448(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Round Rock, TX (US) (1998 - 2006)
  • Austin, TX (US) (2003 - 2024)

Company Filing History:

goldMedal56 out of 166,483 
 
International Business Machines Corporation
 patents
silverMedal1 out of 5,671 
 
Globalfoundries Inc.
 patents
bronzeMedal1 out of 71 
 
International Business Corporation
 patents

Years Active: 1998-2026

Loading Chart...
Areas of Expertise:
Latch Placement
Timing Optimization
Power Grid Generation
Circuit Design
Memory Element Graph
Hierarchical Synthesis
Wire Length Minimization
Automated Design Closure
Clock Grid Design
Routing
Physical Synthesis
Functional Verification
58 patents (USPTO):Explore Patents
1. 12547809 - Bit flip aware latch placement (2026-02-10),
2. 12417333 - Short net pin alignment for routing (2025-09-16),
3. 12282725 - Enhanced alignment for global placement in a circuit (2025-04-21),
4. 12277375 - Power staple avoidance for routing via reduction (2025-04-14),
5. 11916384 - Region-based power grid generation through modification of an initial power grid based on timing analysis (2024-02-27),
6. 11080456 - Automated design closure with abutted hierarchy (2021-08-03),
7. 11080443 - Memory element graph-based placement in integrated circuit design (2021-08-03),
8. 11074379 - Multi-cycle latch tree synthesis (2021-07-27),
9. 10891411 - Hierarchy-driven logical and physical synthesis co-optimization (2021-01-12),
10. 10803224 - Propagating constants of structured soft blocks while preserving the relative placement structure (2020-10-13),
11. 10762271 - Model-based refinement of the placement process in integrated circuit generation (2020-09-01),
12. 10685160 - Large cluster persistence during placement optimization of integrated circuit designs (2020-06-16),
13. 10635773 - Enhancing stability of half perimeter wire length (HPWL)-driven analytical placement (2020-04-28),
14. 10558775 - Memory element graph-based placement in integrated circuit design (2020-02-11),
15. 10528695 - Integer arithmetic method for wire length minimization in global placement with convolution based density penalty computation (2020-01-07),

Title: The Innovative Mind of Paul Gerard Villarrubia: A Journey Through Patents and Collaborations

Introduction: Paul Gerard Villarrubia is a distinguished inventor based in Austin, TX, known for his significant contributions to the field of integrated circuit design. With an impressive portfolio of 56 patents, Villarrubia has made notable advancements in circuit design and routing in computing systems. His work is a testament to the fusion of theoretical principles and practical applications in technology.

Latest Patents: Among his latest innovations, two patents stand out. The first is titled "Enhanced Alignment for Global Placement in a Circuit." This invention provides enhanced initial global placement in circuit design by a processor. It focuses on wire length minimization based on maximum population density constraints, employing single player game theory for optimized global placement of integrated circuits. The second patent, "Power Staple Avoidance for Routing via Reduction," addresses power staple avoidance during routing in computing systems. It outlines a method of shifting one or more transistor gates in each row of an integrated circuit, thereby avoiding alignment of cell pins and power staples during routing operations. This inventive approach partitions the circuit row into segments based on fixed objects.

Career Highlights: Paul Gerard Villarrubia's career boasts significant experience with leading technology companies, such as IBM and International Business Machines Corporation. His extensive work in these organizations has shaped his innovative mindset and technical expertise. Villarrubia's rich career is marked by his passion for enhancing computing systems through innovative circuitry solutions.

Collaborations: Throughout his career, Villarrubia has collaborated with talented professionals, including Gi-Joon Nam and Shyam Ramji. These partnerships have fostered a dynamic exchange of ideas, enabling the development of cutting-edge technologies in circuit design.

Conclusion: Paul Gerard Villarrubia's contributions to the field of integrated circuit design are invaluable. With his impressive number of patents and collaborations with esteemed colleagues, he continues to influence the technology landscape. As he pushes the boundaries of innovation, Villarrubia remains a key figure in the realm of inventions that reshape our understanding of computing systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…