logo

For the Inventor, By the Inventor

San Jose, CA, United States of America

Manish Jain

This inventor holds 15 USPTO granted patents and 4 published patent applications. Top assignees: Qualcomm Incorporated, Synopsys, Inc., Stmicroelectronics Gmbh. Active years: 2005-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Manish Jain. Retrieved from https://idiyas.com/inventor/manish-jain-0vl3no3n

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 15 

% Patents Active = 80.0

Average Co-Inventor Count = 3.3

ph-index = 3

Forward Citations = 25(Granted Patents)


Location History:

  • Cupertino, CA (US) (2006)
  • Karnataka, IN (2011)
  • Santa Clara, CA (US) (2014 - 2019)
  • San Jose, CA (US) (2005 - 2024)

Company Filing History:

goldMedal7 out of 45,002 
 
Qualcomm Incorporated
 patents
silverMedal6 out of 2,607 
 
Synopsys, Inc.
 patents
bronzeMedal1 out of 2,891 
 
Stmicroelectronics Gmbh
 patents
4. 1 out of 5,603 
 
Vmware, Inc.
 patents

Years Active: 2005-2026

Loading Chart...
15 patents (USPTO):Explore Patents
1. 12706779 - Multi-reference aligned channel estimation (2026-08-11),
2. 12627434 - Cross-phase tracking reference signal rate matching for multiple coordinated transmit receive points with multiple downlink control information (2026-05-12),
3. 12284046 - Throughput improvement for radio frames containing time division duplex (TDD) special slots or TDD/frequency division duplex (FDD) rate-matched slots (2025-04-21),
4. 11916879 - Performing firewall operations by sharing metadata between firewall processes (2024-02-27),
5. 11895593 - Aggressive extra microsleep using stale channel estimate and noise estimate to decode control channel (2024-02-06),
6. 11394433 - Full dimension multiple-input multiple-output baseband capability indication (2022-07-19),
7. 10306562 - Transport format combination selection during self-jamming interference (2019-05-28),
8. 9536027 - Executing a hardware simulation and verification solution (2017-01-03),
9. 8782580 - Executing a hardware simulation and verification solution (2014-07-15),
10. 8761322 - Methods and apparatuses for enhanced received signal processing based on a data-signal-aided channel impulse response estimation (2014-06-24),
11. 8341570 - Method and apparatus for executing a hardware simulation and verification solution (2012-12-25),
12. 8121825 - Method and apparatus for executing a hardware simulation and verification solution (2012-02-21),
13. 7925940 - Enhancing speed of simulation of an IC design while testing scan circuitry (2011-04-12),
14. 7047175 - System and method for enhancing the speed of dynamic timing simulation using delay assessment at compile time (2006-05-16),
15. 6963460 - Voltage regulator operable over a wide range of supply voltage (2005-11-08),

Title: The Innovative Journey of Manish Jain

Introduction: Manish Jain, a talented inventor based in San Jose, CA, has made significant contributions to the field of technology through his innovative creations and patents.

Latest Patents: Manish Jain holds several patents in the areas of artificial intelligence, machine learning, and cybersecurity, showcasing his expertise in cutting-edge technologies.

Career Highlights: With a background in computer science and engineering, Manish Jain has worked for top tech companies in Silicon Valley, where he honed his skills and developed groundbreaking solutions.

Collaborations: Throughout his career, Manish Jain has collaborated with leading researchers and engineers to push the boundaries of innovation, resulting in the development of revolutionary products.

Conclusion: Manish Jain's passion for technology and relentless pursuit of innovation continue to inspire the next generation of inventors and shape the future of the tech industry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…