logo

For the Inventor, By the Inventor

San Jose, CA, United States of America

Kee W Park

This inventor holds 32 USPTO granted patents, primarily in Content Addressable Memory. Top assignees: Integrated Device Technology, Inc., Netlogic Microsystems, Inc, Other. Active years: 2003-2011.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kee W Park. Retrieved from https://idiyas.com/inventor/kee-w-park

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 32

% Patents Active = 50.0

Average Co-Inventor Count = 1.7

ph-index = 14

Forward Citations = 459(Granted Patents)


Location History:

  • Santa Clara, CA (US) (2003 - 2005)
  • San Jose, CA (US) (2004 - 2011)

Company Filing History:

goldMedal25 out of 1,264 
 
Integrated Device Technology, Inc.
 patents
silverMedal6 out of 456 
 
Netlogic Microsystems, Inc
 patents
bronzeMedal1 out of 834,453 
Other
 patents

Years Active: 2003-2011

Loading Chart...
Areas of Expertise:
Content Addressable Memory
Power Saving
Error Detection
Memory Arrays
High Speed
Dynamic Match Line
Priority Resolution
Integrated Circuit
NAND-Type CAM
Soft Errors
Ternary CAM
Pipelined Operations
32 patents (USPTO):Explore Patents
1. 8059439 - Encoding data for storage in a content addressable memory (2011-11-15),
2. 8054696 - System and method to improve reliability in memory word line (2011-11-08),
3. 8023298 - Encoding data for storage in a content addressable memory (2011-09-20),
4. 7881090 - Content addressable memory (CAM) array capable of implementing read or write operations during search operations (2011-02-01),
5. 7847404 - Circuit board assembly and packaged integrated circuit device with power and ground channels (2010-12-07),
6. 7692941 - Separate CAM core power supply for power saving (2010-04-06),
7. 7669005 - Content addressable memory (CAM) devices having soft priority resolution circuits therein and methods of operating same (2010-02-23),
8. 7565597 - Fast parity scan of memory arrays (2009-07-21),
9. 7486531 - Low power content addressable memory array (CAM) and method of operating same (2009-02-03),
10. 7471537 - Content addressable memories (CAM) having low power dynamic match line sensing circuits therein (2008-12-30),
11. 7304875 - Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same (2007-12-04),
12. 7193876 - Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors (2007-03-20),
13. 7110275 - High speed NAND-type content addressable memory (CAM) (2006-09-19),
14. 7069378 - Multi-bank content addressable memory (CAM) devices having staged segment-to-segment soft and hard priority resolution circuits therein and methods of operating same (2006-06-27),
15. 7050317 - Content addressable memory (CAM) devices that support power saving longest prefix match operations and methods of operating same (2006-05-23),

Title: The Innovative Journey of Inventor Kee W Park

Introduction: Kee W Park is a renowned inventor based in San Jose, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Kee W Park holds several patents in the areas of artificial intelligence, robotics, and renewable energy technologies, showcasing his commitment to pushing the boundaries of technological advancement.

Career Highlights: With a career spanning over two decades, Kee W Park has worked with leading tech companies, research institutions, and universities to develop cutting-edge solutions that have revolutionized various industries.

Collaborations: Throughout his career, Kee W Park has collaborated with top engineers, scientists, and researchers, fostering a culture of innovation and excellence in all his projects.

Conclusion: Kee W Park's passion for innovation and his relentless pursuit of technological advancement continue to inspire the next generation of inventors and entrepreneurs. His impact on the world of technology is truly remarkable.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…