Kyoto, Japan

Katsuya Fujimura


Average Co-Inventor Count = 4.9

ph-index = 2

Forward Citations = 20(Granted Patents)


Location History:

  • Kyoto, JP (2005 - 2007)
  • Kameoka, JP (2008)

Company Filing History:


Years Active: 2005-2008

Loading Chart...
4 patents (USPTO):Explore Patents

Title: Katsuya Fujimura: Innovator in Semiconductor Design

Introduction

Katsuya Fujimura is a prominent inventor based in Kyoto, Japan. He has made significant contributions to the field of semiconductor integrated circuits, holding a total of 4 patents. His work focuses on improving the design and functionality of semiconductor devices, which are crucial in modern electronics.

Latest Patents

Fujimura's latest patents include innovative methods for designing semiconductor integrated circuits. One notable patent addresses the issue of clock skew caused by resistance components in power-supply wiring. To mitigate this problem, he proposes a cell-placement prohibiting area centered on a cell on the clock path, ensuring that no logical operation cells are placed in this critical area. Additionally, he has developed a method for LSI design and verification that employs encryption processes to enhance the confidentiality of circuit design data. This method allows for the design and verification of encrypted data without revealing the original circuit contents.

Career Highlights

Katsuya Fujimura is currently employed at Matsushita Electric Industrial Co., Ltd., where he continues to push the boundaries of semiconductor technology. His work has been instrumental in advancing the design methodologies used in the industry today.

Collaborations

Fujimura has collaborated with notable colleagues such as Toshiyuki Yokoyama and Kentaro Shiomi, contributing to various projects that enhance semiconductor design and functionality.

Conclusion

Katsuya Fujimura's innovative work in semiconductor design has made a lasting impact on the industry. His patents reflect a commitment to improving technology and ensuring the confidentiality of design processes.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…