Chiba, Japan

Katsuhisa Aratani

This inventor holds 112 USPTO granted patents and 11 published patent applications and 5 EPO patents, primarily in Memory Device Technology (CPC class H01L45-1266). Top assignees: Sony Corporation, Sony Semiconductor Solutions Corporation, Furuyametals Co., Ltd.. Active years: 1989-2021.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Katsuhisa Aratani. Retrieved from https://idiyas.com/inventor/katsuhisa-aratani

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 112 

% Patents Active = 59.8

 

Average Co-Inventor Count = 2.7

ph-index = 15

Forward Citations = 773(Granted Patents)

Forward Citations (Not Self Cited) = 723(Dec 10, 2025)


Inventors with similar research interests:

🔬 See more inventors

Location History:

  • Tokyo, JP (2006 - 2010)
  • Chiba, JP (1989 - 2017)
  • Aichi, JP (2012 - 2017)
  • Kanagawa, JP (2014 - 2021)

Company Filing History:


Years Active: 1989-2021

Loading Chart...
Loading Chart...
Areas of Expertise:
Memory Device
Memory Component
Storage Apparatus
Ion Conductor Layer
Amorphous Chalcogenide
Memory Element
Optical Disc
Wireless Communication
Information Processing System
Mobile Object
Image Processing
Signal Estimation
112 patents (USPTO):Explore Patents

Title: **Katsuhisa Aratani: A Pioneer in Storage Technologies**

Introduction

Katsuhisa Aratani is a distinguished inventor based in Chiba, Japan, known for his groundbreaking contributions to the field of storage technologies with a remarkable portfolio of 112 patents. His innovative work has made significant strides in improving data storage solutions, solidifying his reputation as a leader in the industry.

Latest Patents

Among his latest patents, one focuses on a "Storage Apparatus" designed to improve data storage efficiency. This apparatus comprises a series of first wiring layers extending in one direction and second wiring layers extending in another direction. The memory cells within this apparatus are strategically positioned in opposing regions where these wiring layers intersect. Each memory cell includes a selector element layer, a storage element layer, and an intermediate electrode layer. Notably, one or more of these layers may serve as a common layer among adjacent memory cells, enhancing space efficiency. Additionally, the intermediate electrode layer is crafted from a nonlinear resistive material, optimizing performance. Another innovative patent is centered around "Estimating a Voice Signal Heard by a User." This involves a storage control device that predicts a user's voice signal through a specialized estimation filter, ensuring accurate voice signal detection and storage based on input from an air conduction sound collecting unit.

Career Highlights

Katsuhisa Aratani has had an impressive career, prominently featuring his tenure at Sony Corporation and Sony Semiconductor Solutions Corporation. His work at these renowned companies allowed him to cultivate his expertise in storage technologies and collaborate on numerous innovative projects, further solidifying his status as a key figure in the field.

Collaborations

Throughout his career, Katsuhisa has collaborated with notable individuals like Akira Kouchiyama and Tetsuya Mizuguchi. These partnerships have undoubtedly enabled him to push the boundaries of innovation and develop advanced technologies that continue to impact the industry.

Conclusion

In conclusion, Katsuhisa Aratani's extensive body of work and his continued contributions to storage technologies highlight his significant impact as an inventor. With a remarkable repository of patents and a proven track record at leading companies, he is a notable figure whose innovations will influence the future of data storage. His relentless pursuit of improvement in this field exemplifies the spirit of innovation.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…