For the Inventor, By the Inventor

Enter inventor name

Sunnyvale, CA, United States of America

Joseph P Jarosz

This inventor holds 6 USPTO granted patents and 1 published patent application. Top assignee: Cadence Design Systems, Inc.. Active years: 2013-2015.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Joseph P Jarosz. Retrieved from https://idiyas.com/inventor/joseph-p-jarosz

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 6 (Patent Applications = 1)

% Patents Active = 33.3

Average Co-Inventor Count = 1.9

ph-index = 2

Forward Citations = 27(Granted Patents)

Company Filing History:

Cadence Design Systems, Inc.

Years Active: 2013-2015

Loading Chart...

6 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 9141743 - Methods, systems, and articles of manufacture for providing evolving information in generating a physical design with custom connectivity using force models and design space decomposition (2015-09-22),

2. 9135373 - Method and system for implementing an interface for I/O rings (2015-09-15),

3. 9098667 - Methods, systems, and articles of manufacture for implementing physical designs with force directed placement or floorplanning and layout decomposition (2015-08-04),

4. 9092110 - Method and system for implementing a user interface with ghosting (2015-07-28),

5. 8677307 - Method and system for implementing die size adjustment and visualization (2014-03-18),

6. 8375344 - Method and system for determining configurations (2013-02-12),

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…