logo

For the Inventor, By the Inventor

Hsinchu, Taiwan

Jih-Nung Lee

This inventor holds 13 USPTO granted patents and 3 published patent applications. Top assignee: Realtek Semiconductor Inc.. Active years: 2011-2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jih-Nung Lee. Retrieved from https://idiyas.com/inventor/jih-nung-lee

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 13 

% Patents Active = 100.0

Average Co-Inventor Count = 3.2

ph-index = 3

Forward Citations = 15(Granted Patents)


Location History:

  • Hsinchu, TW (2013)
  • Hsinchu County, TW (2011 - 2019)

Company Filing History:

goldMedal13 out of 3,309 
 
Realtek Semiconductor Inc.
 patents

Years Active: 2011-2019

Loading Chart...
13 patents (USPTO):Explore Patents
1. 10496505 - Integrated circuit test method (2019-12-03),
2. 10416233 - Electronic apparatus and control method thereof (2019-09-17),
3. 10234503 - Debugging method executed via scan chain for scan test and related circuitry system (2019-03-19),
4. 9568553 - Method of integrated circuit scan clock domain allocation and machine readable media thereof (2017-02-14),
5. 9274543 - Estimation apparatus and method for estimating clock skew (2016-03-01),
6. 9160322 - Clock edge detection device and method (2015-10-13),
7. 9157957 - PLL status detection circuit and method thereof (2015-10-13),
8. 8984354 - Test system which shares a register in different modes (2015-03-17),
9. 8907709 - Delay difference detection and adjustment device and method (2014-12-09),
10. 8901917 - Element measurement circuit and method thereof (2014-12-02),
11. 8572444 - Memory apparatus and testing method thereof (2013-10-29),
12. 8479060 - Memory with self-test function and method for testing the same (2013-07-02),
13. 7949919 - Microelectronic device and pin arrangement method thereof (2011-05-24),

Title: Innovations of Jih-Nung Lee

Introduction

Jih-Nung Lee is a prominent inventor based in Hsinchu, Taiwan. He has made significant contributions to the field of integrated circuits and electronic devices. With a total of 13 patents to his name, Lee continues to push the boundaries of technology.

Latest Patents

One of his latest patents is an integrated circuit test method. This invention discloses a method that includes generating N test patterns and testing each of M chips according to these patterns. The process generates N×M records of quiescent DC current (IDDQ) data. It also involves generating N reference values based on these records, obtaining a reference order of the test patterns, and determining whether any of the chips are defective based on the IDDQ range.

Another notable patent is related to an electronic apparatus and its control method. This electronic device comprises a controller, a user interface, and a sensor. The user interface sends a command to the controller to enter a burst mode. The controller then continuously senses a chip or its environment, generating multiple sensing values and producing sensing data accordingly.

Career Highlights

Jih-Nung Lee is currently employed at Realtek Semiconductor Inc., a leading company in the semiconductor industry. His work focuses on enhancing the performance and reliability of electronic devices through innovative testing methods and control systems.

Collaborations

Lee has collaborated with notable coworkers, including Ying-Yen Chen and Shuo-Fen Kuo. Their combined expertise contributes to the advancement of technology in their field.

Conclusion

Jih-Nung Lee's contributions to integrated circuits and electronic devices highlight his role as a key innovator in the industry. His patents reflect a commitment to improving technology and ensuring the reliability of electronic systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…