IDiyas

For the Inventor, By the Inventor

Santa Clara, CA, United States of America

Jesse David Hall

USPTO Granted Patents = 15 

Average Co-Inventor Count = 3.0

ph-index = 2

Forward Citations = 23(Granted Patents)


Company Filing History:

goldMedal14 out of 5,406 
 
Nvidia Corporation
 patents
silverMedal1 out of 32,429 
 
Google Inc.
 patents

Years Active: 2014-2019

Loading Chart...
15 patents (USPTO):
1. 10169072 - Hardware for parallel command list generation (2019-01-01),
2. 9965321 - Error checking in out-of-order task scheduling (2018-05-08),
3. 9747084 - Offline shader compilation (2017-08-29),
4. 9710306 - Methods and apparatus for auto-throttling encapsulated compute tasks (2017-07-18),
5. 9401004 - State shadowing to support a multi-threaded driver environment (2016-07-26),
6. 9275491 - GPU work creation and stateless graphics in OPENGL (2016-03-01),
7. 9251551 - Bindless memory access in direct 3D (2016-02-02),
8. 9082212 - Programmable blending via multiple pixel shader dispatches (2015-07-14),
9. 8928677 - Low latency concurrent computation (2015-01-06),
10. 8922555 - Pixel shader output map (2014-12-30),
11. 8860743 - Sparse texture systems and methods (2014-10-14),
12. 8786618 - Shader program headers (2014-07-22),
13. 8766988 - Providing pipeline state through constant buffers (2014-07-01),
14. 8681169 - Sparse texture systems and methods (2014-03-25),
15. 8669991 - Method macro expander (2014-03-11),

Title: **Jesse David Hall: Innovator in Parallel Processing Technologies**

Introduction

Jesse David Hall, an accomplished inventor based in Santa Clara, CA, has made remarkable contributions in the field of computing and parallel processing. With a total of 15 patents to her name, she has developed groundbreaking technologies that enhance the efficiency and reliability of multi-threaded environments.

Latest Patents

Two of her latest patents demonstrate her innovative approach to parallel command execution and task scheduling. The first patent, "Hardware for parallel command list generation," outlines a method that allows state inheritance across command lists within a multi-threaded processing environment. This groundbreaking technique involves managing multiple threads effectively by executing and inheriting states from different command lists.

The second patent, "Error checking in out-of-order task scheduling," introduces a method for ensuring the reliability of compute tasks. It details a procedure to verify the eligibility of tasks for execution, significantly reducing the chances of errors when scheduling compute tasks in complex environments.

Career Highlights

Throughout her career, Jesse has worked with some of the most prestigious companies in the technology sector. She has held significant roles at NVIDIA Corporation and Google Inc., where her expertise in parallel processing and task scheduling has driven advancements in their technologies. Her ability to innovate has positioned her as a key player in the development of state-of-the-art computing solutions.

Collaborations

Jesse has collaborated with industry professionals such as Jerome Francis Duluk, Jr. and Patrick Richard Brown. These partnerships have fostered a creative exchange of ideas and led to the successful development of various projects and patents in the realm of computing.

Conclusion

Jesse David Hall is a leading figure in the world of innovations in parallel processing and task scheduling. Her extensive portfolio of patents and her collaborations within the industry reflect her commitment to pushing the boundaries of technology. As she continues to pave the way for future advancements, Jesse remains an inspiration to aspiring inventors and professionals in the field.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…