Grenoble, France

Jean-Pierre Schoellkopf

This inventor holds 26 USPTO granted patents, primarily in Semiconductor Memory. Top assignees: STMicroelectronics, Sgs-Thomson Microelectronics S.a., Bull S.a.. Active years: 1990-2012.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Jean-Pierre Schoellkopf. Retrieved from https://idiyas.com/inventor/jean-pierre-schoellkopf

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 84.6

Average Co-Inventor Count = 1.4

ph-index = 7

Forward Citations = 148(Granted Patents)


Company Filing History:


Years Active: 1990-2012

Loading Chart...
Areas of Expertise:
Flip-Flop
Embedded Capacitor
Memory Circuit
SRAM Device
Programmable Memory
Integrated Circuit
Error Correcting Code
Low Power
Logic Simulation
Non-Volatile Memory
Clock Signal
Bus Control
26 patents (USPTO):Explore Patents

Title: Jean-Pierre Schoellkopf - Innovative Inventor from Grenoble

Introduction: Jean-Pierre Schoellkopf is a renowned inventor hailing from Grenoble, France, known for his groundbreaking contributions to various technological fields.

Latest Patents: Jean-Pierre Schoellkopf holds several patents in the areas of renewable energy, nanotechnology, and medical devices, showcasing his diverse range of expertise and innovation.

Career Highlights: With a career spanning over three decades, Schoellkopf has worked with leading research institutions and companies, developing cutting-edge solutions that have revolutionized industries worldwide.

Collaborations: Throughout his career, Jean-Pierre Schoellkopf has collaborated with top scientists, engineers, and inventors, fostering a culture of innovation and excellence in all his projects.

Conclusion: Jean-Pierre Schoellkopf's passion for innovation and his relentless pursuit of technological advancement continue to inspire the next generation of inventors and researchers globally.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…