logo

For the Inventor, By the Inventor

Montpelier, VT, United States of America

James J Covino

This inventor holds 13 USPTO granted patents. Top assignee: International Business Machines Corporation. Active years: 1996-2005.

IDiyas Innovation Intelligence. (2026). Inventor Profile: James J Covino. Retrieved from https://idiyas.com/inventor/james-j-covino

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 13

% Patents Active = 92.3

Average Co-Inventor Count = 2.4

ph-index = 7

Forward Citations = 156(Granted Patents)


Location History:

  • Essex, VT (US) (1996 - 1997)
  • Essex Junction, VT (US) (1996 - 1998)
  • Montpelier, VT (US) (1998 - 2000)
  • Middlesex, VT (US) (2004 - 2005)

Company Filing History:

goldMedal13 out of 166,351 
 
International Business Machines Corporation
 patents

Years Active: 1996-2005

Loading Chart...
13 patents (USPTO):Explore Patents
1. 6854041 - DRAM-based separate I/O memory solution for communication applications (2005-02-08),
2. 6737894 - Method and apparatus for generating impedance matched output signals for an integrated circuit device (2004-05-18),
3. 6134182 - Cycle independent data to echo clock tracking circuit (2000-10-17),
4. 6038181 - Efficient semiconductor burn-in circuit and method of operation (2000-03-14),
5. 5841720 - Folded dummy world line (1998-11-24),
6. 5740098 - Using one memory to supply addresses to an associated memory during (1998-04-14),
7. 5721863 - Method and structure for accessing semi-associative cache memory using (1998-02-24),
8. 5715188 - Method and apparatus for parallel addressing of CAMs and RAMs (1998-02-03),
9. 5650733 - Dynamic CMOS circuits with noise immunity (1997-07-22),
10. 5631868 - Method and apparatus for testing redundant word and bit lines in a (1997-05-20),
11. 5625302 - Address buffer for synchronous system (1997-04-29),
12. 5563833 - Using one memory to supply addresses to an associated memory during (1996-10-08),
13. 5559453 - Interlocked restore circuit (1996-09-24),

Title: Innovations of James J Covino

Introduction

James J Covino is a prominent inventor based in Montpelier, Vermont, known for his significant contributions to the field of integrated circuit technology. With a total of 13 patents to his name, Covino has made remarkable advancements that enhance communication applications and improve signal processing in electronic devices.

Latest Patents

One of Covino's latest patents is a DRAM-based separate I/O memory solution for communication applications. This innovative structure and method allow for back-to-back read and write memory operations to the same DRAM bank. The process involves alternating between reading data on one bank and writing data to another, ensuring efficient memory operation cycles. Additionally, he has developed a method and apparatus for generating impedance matched output signals for integrated circuit devices. This apparatus includes master and clone driver circuits that produce impedance matched output signals, enhancing the performance of integrated circuits.

Career Highlights

Covino's career is marked by his work at International Business Machines Corporation (IBM), where he has been instrumental in developing cutting-edge technologies. His expertise in memory solutions and signal processing has positioned him as a key figure in the advancement of electronic communication systems.

Collaborations

Throughout his career, Covino has collaborated with notable colleagues, including Jose Roriz Sousa and Alan L Roberts. These partnerships have fostered innovation and contributed to the successful development of various technologies.

Conclusion

James J Covino's contributions to the field of integrated circuits and memory solutions have significantly impacted the technology landscape. His innovative patents and collaborative efforts continue to drive advancements in communication applications.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…