logo

For the Inventor, By the Inventor

Tokyo, Japan

Hiroyuki Morinaka

This inventor holds 12 USPTO granted patents. Top assignees: Mitsubishi Denki Kabushiki Kaisha, Kyodo Printing Co., Ltd., Mitsubishi Denki Kabushiki Kaisha System Lsi Kaihatsu Kenkyusho. Active years: 1997-2004.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hiroyuki Morinaka. Retrieved from https://idiyas.com/inventor/hiroyuki-morinaka

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 12

% Patents Active = 100.0

Average Co-Inventor Count = 2.5

ph-index = 5

Forward Citations = 105(Granted Patents)


Location History:

  • Itami, JP (1997)
  • Tokyo, JP (1997 - 2004)

Company Filing History:

goldMedal8 out of 21,351 
 
Mitsubishi Denki Kabushiki Kaisha
 patents
silverMedal2 out of 71 
 
Kyodo Printing Co., Ltd.
 patents
bronzeMedal1 out of 1 
 
Mitsubishi Denki Kabushiki Kaisha System Lsi Kaihatsu Kenkyusho
 patent
4. 1 out of 3,781 
 
Renesas Technology Corp.
 patents

Years Active: 1997-2004

Loading Chart...
12 patents (USPTO):Explore Patents
1. 6820107 - Square root extraction circuit and floating-point square root extraction device (2004-11-16),
2. 6375784 - Method of manufacturing reversible heat-sensitive recording medium and reversible heat-sensitive recording medium manufactured thereby (2002-04-23),
3. 6148318 - Square root extraction circuit and floating-point square root extraction (2000-11-14),
4. 6005422 - Semiconductor integrated circuit and consumed power reducing method (1999-12-21),
5. 6001518 - Reversible heat-sensitive recording material with high color development (1999-12-14),
6. 5891765 - Method of fabricating a gate array semiconductor integrated circuit (1999-04-06),
7. 5859800 - Data holding circuit and buffer circuit (1999-01-12),
8. 5781062 - Semiconductor integrated circuit (1998-07-14),
9. 5747847 - Semiconductor integrated circuit device, method for manufacturing the (1998-05-05),
10. 5646555 - Pipeline structure using positive edge and negative edge flip-flops to (1997-07-08),
11. 5633524 - Gate array semiconductor integrated circuit device (1997-05-27),
12. 5631860 - Carry Selecting system type adder (1997-05-20),

Title: Hiroyuki Morinaka: Innovator in Circuit Design and Recording Technology

Introduction

Hiroyuki Morinaka is a prominent inventor based in Tokyo, Japan. He holds a total of 12 patents that showcase his contributions to technology, particularly in circuit design and recording mediums. His innovative work has significantly impacted the fields of electronics and data storage.

Latest Patents

Morinaka's latest patents include a square root extraction circuit and a floating-point square root extraction device. These inventions simplify circuit structures and enhance operational speed. The square root extraction circuit features carry output prediction circuits that improve the efficiency of generating square root partial data. Additionally, he has developed a method for manufacturing a reversible heat-sensitive recording medium. This medium is designed to withstand scratches and dirt, ensuring durability even after repeated printing and erasing.

Career Highlights

Throughout his career, Morinaka has worked with notable companies such as Mitsubishi Electric Corporation and Kyodo Printing Co., Ltd. His experience in these organizations has allowed him to refine his skills and contribute to significant technological advancements.

Collaborations

Morinaka has collaborated with esteemed colleagues, including Koichiro Mashiko and Kimio Ueda. These partnerships have fostered innovation and creativity in his projects.

Conclusion

Hiroyuki Morinaka's contributions to technology through his patents and collaborations highlight his role as a leading inventor in Japan. His work continues to influence advancements in circuit design and recording technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…