Haw-Jyh Liaw

This inventor holds 32 USPTO granted patents and 1 published patent application, primarily in Electronic Device Performance. Top assignees: Rambus Inc., Netlogic Microsystems, Inc. Active years: 2000-2020.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Haw-Jyh Liaw. Retrieved from https://idiyas.com/inventor/haw-jyh-liaw

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

USPTO Granted Patents = 32 (Patent Applications = 1)

% Patents Active = 31.3

Average Co-Inventor Count = 2.8

ph-index = 12

Forward Citations = 892(Granted Patents)

Location History:

Sunnyvale, CA (US) (2000 - 2004)
Fremont, CA (US) (2002 - 2020)

Company Filing History:

Netlogic Microsystems, Inc

patents

Years Active: 2000-2020

Loading Chart...

Areas of Expertise:

Electronic Devices

Clock Recovery

Memory Module

Signal Lines

High Frequency Bus

Active Impedance Compensation

Low-Latency Equalization

Integrated Circuit

Spread Spectrum Clocking

Chip-to-Chip Communication

Multilevel Signal Testing

32 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 10782344 - Technique for determining performance characteristics of electronic devices and systems (2020-09-22),

2. 9977076 - Technique for determining performance characteristics of electronic devices and systems (2018-05-22),

3. 9562934 - Technique for determining performance characteristics of electronic devices and systems (2017-02-07),

4. 8599983 - Methods and apparatus for clock and data recovery using transmission lines (2013-12-03),

5. 8489345 - Technique for determining performance characteristics of electronic devices and systems (2013-07-16),

6. 8364878 - Memory module having signal lines configured for sequential arrival of signals at a plurality of memory devices (2013-01-29),

7. 8214575 - Memory module having signal lines configured for sequential arrival of signals at synchronous memory devices (2012-07-03),

8. 8155236 - Methods and apparatus for clock and data recovery using transmission lines (2012-04-10),

9. 8102936 - Methods and apparatus for clock and data recovery using transmission lines (2012-01-24),

10. 8055458 - Technique for determining performance characteristics of electronic devices and systems (2011-11-08),

11. 7870322 - Memory module having signal lines configured for sequential arrival of signals at synchronous memory devices (2011-01-11),

12. 7856570 - Method and apparatus for shaping electronic pulses (2010-12-21),

13. 7542857 - Technique for determining performance characteristics of electronic devices and systems (2009-06-02),

14. 7523247 - Memory module having a clock line and termination (2009-04-21),

15. 7523246 - Memory system having memory devices on two sides (2009-04-21),

Title: Haw-Jyh Liaw: Pioneering Inventor from Fremont, CA

Introduction: Haw-Jyh Liaw is a distinguished inventor hailing from Fremont, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Haw-Jyh Liaw holds several patents in the areas of semiconductor devices and materials, with his most recent patent focusing on advanced nanotechnology applications in electronics.

Career Highlights: With a career spanning over two decades, Haw-Jyh Liaw has worked with leading tech companies, driving research and development efforts that have resulted in cutting-edge inventions and technological advancements.

Collaborations: Throughout his career, Haw-Jyh Liaw has collaborated with top researchers, engineers, and scientists in the industry, fostering a culture of innovation and excellence in all his projects.

Conclusion: Haw-Jyh Liaw's passion for innovation and his relentless pursuit of technological advancement continue to inspire the next generation of inventors and researchers in the ever-evolving landscape of technology.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

1 patent pending: