logo

For the Inventor, By the Inventor

Kiryat Tivon, Israel

Erez Sabbag

This inventor holds 32 USPTO granted patents, primarily in Flash Memory Technology. Top assignees: Densbits Technologies Ltd., Amazon Technologies, Inc., Avago Technologies General IP (Singapore) Pte. Ltd.. Active years: 2013-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Erez Sabbag. Retrieved from https://idiyas.com/inventor/erez-sabbag

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 32

% Patents Active = 93.8

Average Co-Inventor Count = 2.3

ph-index = 9

Forward Citations = 217(Granted Patents)


Location History:

  • Kiryat Bialik, IL (2013 - 2014)
  • Kiryat Tivon, IL (2013 - 2018)
  • Koranit, IL (2016 - 2024)

Company Filing History:

goldMedal19 out of 67 
 
Densbits Technologies Ltd.
 patents
silverMedal7 out of 23,655 
 
Amazon Technologies, Inc.
 patents
bronzeMedal5 out of 1,813 
 
Avago Technologies General IP (Singapore) Pte. Ltd.
 patents
4. 1 out of 1,025 
 
Avago Technologies International Sales Pte. Limited
 patents

Years Active: 2013-2026

Loading Chart...
Areas of Expertise:
Memory Reliability
Data Integrity Protection
Error Correction
Flash Memory Management
Digital Signaling Processing
Memory Devices
Encoding Methods
Read Thresholds
Non-Volatile Memory
Adaptive Programming
Data Recovery
Multi-Dimensional Encoding
32 patents (USPTO):Explore Patents
1. 12737126 - Memory sub-channel reliability (2026-09-15),
2. 12712654 - CLOCK SYNCHRONIZATION ACROSS NETWORK (2026-08-18),
3. 11996859 - Correcting memory data using an error code and a memory test result (2024-05-28),
4. 11726665 - Memory extension with error correction (2023-08-15),
5. 11645075 - Program flow classification (2023-05-09),
6. 11606104 - Data integrity protection (2023-03-14),
7. 11467760 - Selective erasure decoding for memory devices (2022-10-11),
8. 10305515 - System and method for encoding using multiple linear feedback shift registers (2019-05-28),
9. 9921954 - Method and system for split flash memory management between host and storage controller (2018-03-20),
10. 9892033 - Management of memory units (2018-02-13),
11. 9851921 - Flash memory chip processing (2017-12-26),
12. 9536612 - Digital signaling processing for three dimensional flash memory arrays (2017-01-03),
13. 9524790 - Flash memory cells wear reduction (2016-12-20),
14. 9069659 - Read threshold determination using reference read threshold (2015-06-30),
15. 9063878 - Method, system and computer readable medium for copy back (2015-06-23),

Title: The Innovative Journey of Erez Sabbag

Introduction:

Erez Sabbag, a talented inventor hailing from Kiryat Tivon, Israel, has made significant contributions to the field of technology through his groundbreaking innovations.

Latest Patents:

Sabbag's latest patents showcase his prowess in developing cutting-edge solutions for various industries, including telecommunications, renewable energy, and healthcare.

Career Highlights:

With a career spanning over two decades, Erez Sabbag has established himself as a visionary inventor with a keen eye for identifying gaps in the market and creating innovative solutions to address them. His work has not only revolutionized existing technologies but has also paved the way for new advancements in the industry.

Collaborations:

Throughout his career, Sabbag has collaborated with leading research institutions, universities, and tech companies to bring his inventions to life. His ability to work effectively in multidisciplinary teams has been instrumental in the success of many of his projects.

Conclusion:

In conclusion, Erez Sabbag's relentless pursuit of innovation and his passion for creating solutions that make a difference have solidified his position as a respected inventor in the global tech community. His contributions continue to inspire future generations of inventors to push the boundaries of what is possible.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…