For the Inventor, By the Inventor

Enter inventor name

Hsinchu, Taiwan

Chon-Shin Jou

USPTO Granted Patents = 10

Average Co-Inventor Count = 3.7

ph-index = 2

Forward Citations = 13(Granted Patents)

Location History:

Hsinchu-Hsien, TW (1998)
Tainan, TW (1998 - 2000)
Hsinchu, TW (1998 - 2015)

Company Filing History:

Mosel Vitelic Corporation

Mosel Vitalec Inc.

Years Active: 1998-2015

Loading Chart...

10 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 9153675 - Power semiconductor and manufacturing method thereof (2015-10-06),

2. 6812148 - Preventing gate oxice thinning effect in a recess LOCOS process (2004-11-02),

3. 6727189 - Method for detecting metal contamination on a silicon chip by implanting arsenic (2004-04-27),

4. 6380072 - Metallizing process of semiconductor industry (2002-04-30),

5. 6245608 - Ion implantation process for forming contact regions in semiconductor materials (2001-06-12),

6. 6010938 - Method for making a load resistor on a semiconductor chip (2000-01-04),

7. 5882984 - Method for increasing the refresh time of the DRAM (1999-03-16),

8. 5837578 - Process of manufacturing a trenched stack-capacitor (1998-11-17),

9. 5824234 - Method for forming low contact resistance bonding pad (1998-10-20),

10. 5747378 - Method of damage free doping for forming a dram memory cell (1998-05-05),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…