San Jose, CA, United States of America

Chanh Vi Tran

This inventor holds 20 USPTO granted patents, primarily in Integrated Circuit Design. Top assignee: Rambus Inc.. Active years: 1999-2018.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Chanh Vi Tran. Retrieved from https://idiyas.com/inventor/chanh-vi-tran

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 55.0

Average Co-Inventor Count = 4.1

ph-index = 9

Forward Citations = 634(Granted Patents)


Company Filing History:


Years Active: 1999-2018

Loading Chart...
Areas of Expertise:
Transceiver
Delay Locked Loop
Adaptive Impedance
Voltage Level Shifting
On-Chip Decoupling
Interface Circuit
Bus Driver Circuit
Self-Test Method
Latency Alignment
Clock Delay Adjustment
Current Mirrors
Voltage Swing Limiter
20 patents (USPTO):Explore Patents

Title: The Innovative Contributions of Chanh Vi Tran in Integrated Circuit Technology

Introduction: Chanh Vi Tran, based in San Jose, CA, is a distinguished inventor with a remarkable portfolio of 20 patents. His work primarily focuses on advancements in integrated circuit technology, significantly influencing the field of semiconductor design and development. As a key player at Rambus Inc., Tran continues to push the boundaries of innovation.

Latest Patents: One of Tran's notable inventions is a distributed on-chip decoupling apparatus and method using package interconnect. This integrated circuit device features a semiconductor die produced through a front-end semiconductor process, possessing oppositely disposed planar surfaces. The semiconductor die comprises various semiconductor devices, power supply circuitry, decoupling capacitance circuitry, and through-vias. The through-vias are organized into two groups: one connected to the power supply circuitry and the other to the decoupling capacitance circuitry. Furthermore, conductors are established in a first metal layer on the semiconductor die following a back-end semiconductor process, linking the first and second groups of through-vias to facilitate efficient conductive paths, thereby enhancing circuit performance.

Career Highlights: Throughout his career, Chanh Vi Tran has established himself as a key innovator in semiconductor technology. His extensive patent portfolio showcases his commitment to developing practical solutions that address the growing demands of integrated circuits in modern electronics. At Rambus Inc., he plays an instrumental role in advancing technologies that optimize power management and signal integrity within integrated circuit devices.

Collaborations: Tran collaborates closely with esteemed colleagues Kevin S. Donnelly and Mark G. Johnson, both of whom contribute their unique expertise to drive innovation at Rambus Inc. Their collective efforts foster an environment of creativity and technological advancement, resulting in groundbreaking developments in integrated circuit design.

Conclusion: Chanh Vi Tran's contributions to the field of integrated circuits are a testament to his innovative spirit and dedication to excellence. With 20 patents to his name and a continued focus on enhancing semiconductor technology, his work exemplifies the crucial role of inventors in shaping the future of electronics. As he continues to collaborate with his talented peers at Rambus Inc., the impact of his innovations will undoubtedly resonate within the industry for years to come.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…