Bengaluru, India

Ankit Seedher

This inventor holds 18 USPTO granted patents and 3 published patent applications and 4 EPO patents, primarily in Phase-Locked Loop Technology. Top assignees: Shaoxing Yuanfang Semiconductor Co., Ltd., Texas Instruments Corporation, Aura Semiconductor Pvt. Ltd. Active years: 2007-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ankit Seedher. Retrieved from https://idiyas.com/inventor/ankit-seedher

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 18 

% Patents Active = 83.3

 

Average Co-Inventor Count = 3.9

ph-index = 5

Forward Citations = 54(Granted Patents)


Location History:

  • Banaglore, IN (2015)
  • Bengaluru, IN (2007 - 2024)

Company Filing History:


Years Active: 2007-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Digital-To-Time Converter
Frequency Dividers
Phase-Locked Loop
Power Management
Signal Generation
Noise Reduction
LED Control
Pulse Width Modulation
Current Source
Amplification Stage
Time-Interleaved ADC
Bandgap Reference Circuit
18 patents (USPTO):Explore Patents

Title: Ankit Seedher: Innovator in Phase-Locked Loop Technologies

Introduction

Ankit Seedher is a prominent inventor based in Bengaluru, India, known for his significant contributions to the field of electronics, particularly in phase-locked loop (PLL) technologies. With a total of 17 patents to his name, Seedher has made remarkable advancements that enhance the functionality and efficiency of electronic systems.

Latest Patents

Among his latest patents, one notable invention is the "Inter-PLL communication in a multi-PLL environment." This electronic block features multiple independent Phase-Locked Loops (PLLs) and a switch matrix. Each PLL has an input path and an output path, allowing for concurrent connections of respective signals on the output path of each PLL to the input path of another PLL. The invention includes a frequency-correction signal combiner that integrates frequency-correction signals from various PLLs to generate a combined frequency-correction signal, which is then used to produce an output clock.

Another significant patent is "Generating divided signals from phase-locked loop (PLL) output when reference clock is unavailable." This clock generation circuit creates multiple divided signals with specific desired offsets. It utilizes a PLL to generate an output frequency that is a desired multiple of a reference clock. The circuit divides the PLL output to produce corresponding divided signals, ensuring that each signal is offset from a common reference by a desired time offset.

Career Highlights

Ankit Seedher has worked with notable companies in the semiconductor industry, including Shaoxing Yuanfang Semiconductor Co., Ltd. and Texas Instruments Corporation. His experience in these organizations has contributed to his expertise in electronic design and innovation.

Collaborations

Throughout his career, Seedher has collaborated with talented professionals, including Raja Prabhu J and Srinath Sridharan. These collaborations have fostered a creative environment that has led to the development of cutting-edge technologies.

Conclusion

Ankit Seedher's contributions to the field of electronics, particularly in PLL technologies, have established him as a leading inventor. His innovative patents and collaborations reflect his commitment to advancing electronic systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…