For the Inventor, By the Inventor

Enter inventor name

Santa Clara, CA, United States of America

Ali-Reza Adl-Tabatabai

USPTO Granted Patents = 114 (Patent Applications = 5)

EPO Patents = 10 (Patent Applications = 8)

Average Co-Inventor Count = 3.6

ph-index = 17

Forward Citations = 1,132(Granted Patents)

Forward Citations (Not Self Cited) = 1,011(Dec 10, 2025)

Inventors with similar research interests:

Location History:

Santa Clara, CA (US) (2000 - 2017)
San Jose, CA (US) (2012 - 2022)

Company Filing History:

87 out of 54,750

Intel Corporation

13 out of 54,719

Microsoft Technology Licensing, LLC

4. 2 out of 945

Uber Technologies, Inc.

5. 4 out of 832,843

Other

patents

Years Active: 2000-2022

Loading Chart...

Loading Chart...

Areas of Expertise:

Software Transactional Memory

Concurrency Control

Garbage Collection

Multi-Threaded Programming

Memory Optimization

Incremental Compilation

Atomic Execution

Data-Parallel Processing

Heterogeneous Platforms

Event Enqueuing

Cache Hierarchy

Transactional Memory Systems

114 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 11403095 - Scalable code repository with green master (2022-08-02),

2. 10942731 - Scalable code repository with green master (2021-03-09),

3. 10387296 - Methods and systems to identify and reproduce concurrency violations in multi-threaded programs using expressions (2019-08-20),

4. 10210018 - Optimizing quiescence in a software transactional memory (STM) system (2019-02-19),

5. 9767027 - Private memory regions and coherency optimization by controlling snoop traffic volume in multi-level cache hierarchy (2017-09-19),

6. 9733912 - Optimizing intermediate representation of script code for fast path execution (2017-08-15),

7. 9658880 - Efficient garbage collection and exception handling in a hardware accelerated transactional memory system (2017-05-23),

8. 9606919 - Method and apparatus to facilitate shared pointers in a heterogeneous platform (2017-03-28),

9. 9594565 - Hardware acceleration of a write-buffering software transactional memory (2017-03-14),

10. 9558118 - Tracing mechanism for recording shared memory interleavings on multi-core processors (2017-01-31),

11. 9552195 - Enlarging control regions to optimize script code compilation (2017-01-24),

12. 9477515 - Handling operating system (OS) transitions in an unbounded transactional memory (UTM) mode (2016-10-25),

13. 9383979 - Optimizing intermediate representation of script code by eliminating redundant reference count operations (2016-07-05),

14. 9336066 - Hybrid linear validation algorithm for software transactional memory (STM) systems (2016-05-10),

15. 9317265 - Optimizing intermediate representation of script code for atomic execution (2016-04-19),

Title: The Innovative Journey of Ali-Reza Adl-Tabatabai

Introduction: Ali-Reza Adl-Tabatabai is a visionary inventor based in Santa Clara, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Ali-Reza Adl-Tabatabai holds several patents in the areas of artificial intelligence, machine learning, and robotics, showcasing his commitment to pushing the boundaries of technological advancement.

Career Highlights: With a career spanning over two decades, Ali-Reza Adl-Tabatabai has worked with leading tech companies, spearheading research and development projects that have revolutionized the industry.

Collaborations: Throughout his career, Ali-Reza Adl-Tabatabai has collaborated with top researchers, engineers, and scientists, fostering a culture of innovation and creativity in every project he undertakes.

Conclusion: Ali-Reza Adl-Tabatabai's relentless pursuit of innovation and his passion for creating cutting-edge technologies continue to inspire the next generation of inventors and entrepreneurs.

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…