logo

For the Inventor, By the Inventor

Tokyo, Japan

Akira Umezawa

This inventor holds 52 USPTO granted patents, primarily in Semiconductor Memory (CPC class G11C). Top assignees: Kabushiki Kaisha Toshiba, Kioxia Corporation, Toshiba Memory Corporation. Active years: 1996-2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Akira Umezawa. Retrieved from https://idiyas.com/inventor/akira-umezawa

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 52

% Patents Active = 59.6

Average Co-Inventor Count = 2.1

ph-index = 13

Forward Citations = 510(Granted Patents)

Forward Citations (Not Self Cited) = 493(Dec 10, 2025)


Inventors with similar research interests:


Location History:

  • Yokohama, JP (1996 - 2007)
  • Shinagawa-ku, JP (2008)
  • Tokyo, JP (2004 - 2022)

Company Filing History:

goldMedal50 out of 53,262 
 
Kabushiki Kaisha Toshiba
 patents
silverMedal1 out of 3,189 
 
Kioxia Corporation
 patents
bronzeMedal1 out of 2,955 
 
Toshiba Memory Corporation
 patents

Years Active: 1996-2022

Loading Chart...
Areas of Expertise:
Nonvolatile Memory
Floating Gate
Control Method
Integrated Circuit
MOS Transistors
Stacked Gate
Memory Device
Power Circuit
Page Mode
Fuse Memory
Channel Erase
Bit Line
52 patents (USPTO):Explore Patents
1. 11270981 - Memory device (2022-03-08),
2. 10811393 - Memory device (2020-10-20),
3. 8432744 - Semiconductor storage device with a well control circuit (2013-04-30),
4. 8331156 - Nonvolatile semiconductor storage device with multiple well regions and a shared bit line (2012-12-11),
5. 8259493 - Nonvolatile semiconductor storage device and method of testing the same (2012-09-04),
6. 8169253 - Power circuit including step-up circuit and stabilizing method thereof (2012-05-01),
7. 8094496 - Nonvolatile semiconductor memory device and control method thereof (2012-01-10),
8. 7672164 - Semiconductor integrated circuit device with a stacked gate including a floating gate and a control gate (2010-03-02),
9. 7577032 - Non-volatile semiconductor memory device (2009-08-18),
10. 7505355 - Semiconductor memory device with MOS transistors each having floating gate and control gate (2009-03-17),
11. 7505327 - Method of controlling a semiconductor device by a comparison of times for discharge of bit lines connected to different memory cell arrays (2009-03-17),
12. 7505324 - Semiconductor memory device with a stacked gate including a floating gate and a control gate (2009-03-17),
13. 7480180 - Semiconductor memory device comprising plural source lines (2009-01-20),
14. 7466610 - Non-volatile semiconductor memory device (2008-12-16),
15. 7447063 - Nonvolatile semiconductor memory device (2008-11-04),

Title: Akira Umezawa - Pioneering Female Inventor from Tokyo

Introduction: Akira Umezawa is a renowned female inventor hailing from Tokyo, Japan, known for her groundbreaking contributions to the field of biotechnology and medical research.

Latest Patents: Akira Umezawa holds several patents related to innovative drug delivery systems and novel pharmaceutical compounds designed to treat various diseases effectively.

Career Highlights: Throughout her illustrious career, Akira Umezawa has received numerous accolades for her innovative work, including the prestigious Inventor of the Year award in Japan for her significant contributions to the field of healthcare.

Collaborations: Akira Umezawa has collaborated with leading research institutions and pharmaceutical companies worldwide to further advance the development of cutting-edge medical technologies and treatments.

Conclusion: Akira Umezawa's dedication to innovation and her pioneering spirit have solidified her reputation as a trailblazer in the field of biotechnology, inspiring future generations of inventors to push the boundaries of scientific discovery.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…