IDiyas

For the Inventor, By the Inventor

San Jose, CA, United States of America

Ajit K Medhekar

USPTO Granted Patents = 13

Average Co-Inventor Count = 2.2

ph-index = 9

Forward Citations = 310(Granted Patents)


Company Filing History:

goldMedal10 out of 84 
 
Alliance Semiconductor Corporation
 patents
silverMedal2 out of 12 
 
Lara Technology, Inc.
 patents
bronzeMedal1 out of 832,680 
Other
 patents

Years Active: 1994-2001

Loading Chart...
13 patents (USPTO):Explore Patents
1. 6266262 - Enhanced binary content addressable memory for longest prefix address matching (2001-07-24),
2. 6081440 - Ternary content addressable memory (CAM) having fast insertion and (2000-06-27),
3. 6025214 - Fusible link structure for semiconductor devices (2000-02-15),
4. 5747868 - Laser fusible link structure for semiconductor devices (1998-05-05),
5. 5654648 - Output buffer circuit with low power pre-output drive (1997-08-05),
6. 5550783 - Phase shift correction circuit for monolithic random access memory (1996-08-27),
7. 5550500 - Timing delay modulation scheme for integrated circuits (1996-08-27),
8. 5548560 - Synchronous static random access memory having asynchronous test mode (1996-08-20),
9. 5448529 - High speed and hierarchical address transition detection circuit (1995-09-05),
10. 5428306 - Compact multiplexer circuit (1995-06-27),
11. 5377146 - Hierarchical redundancy scheme for high density monolithic memories (1994-12-27),
12. 5375097 - Segmented bus architecture for improving speed in integrated circuit (1994-12-20),
13. 5306958 - High-speed address transition detection circuit (1994-04-26),

Title: Innovations of Ajit K Medhekar

Introduction

Ajit K Medhekar is a prominent inventor based in San Jose, California. He holds a total of 13 patents, showcasing his significant contributions to the field of technology. His work primarily focuses on advancements in content addressable memory systems, which are crucial for efficient data processing.

Latest Patents

Among his latest patents is the "Enhanced binary content addressable memory for longest prefix address matching." This invention introduces a modified binary content addressable memory (CAM) that features a fast variable prefix matching capability. The design includes modified CAM cells equipped with store/compare circuits for storing data values and comparing them to comparand values. Additionally, each modified CAM cell incorporates a multiplexer (MUX) circuit that facilitates the shifting of comparand values across consecutive data values. Another notable patent is the "Ternary content addressable memory (CAM) having fast insertion and massive parallel shift capability." This invention comprises an array of CAM cells, each containing data value and mask value registers that enable parallel shifting between rows, enhancing the efficiency of data handling.

Career Highlights

Ajit K Medhekar has worked with several notable companies throughout his career, including Alliance Semiconductor Corporation and Lara Technology, Inc. His experience in these organizations has contributed to his expertise in memory technologies and innovation.

Collaborations

Throughout his career, Ajit has collaborated with talented individuals such as Chitranjan N Reddy and Michael C Stephens, Jr. These collaborations have likely enriched his work and led to further advancements in his field.

Conclusion

Ajit K Medhekar's contributions to the field of content addressable memory are significant and impactful. His innovative patents reflect his dedication to advancing technology and improving data processing capabilities.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…