For the Inventor, By the Inventor

Enter inventor name

Dallas, TX, United States of America

Agerico L Esquivel

USPTO Granted Patents = 15

Average Co-Inventor Count = 1.9

ph-index = 11

Forward Citations = 527(Granted Patents)

Company Filing History:

14 out of 29,279

Texas Instruments Corporation

1 out of 832,880

Other

patents

Years Active: 1987-2001

Loading Chart...

15 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6201277 - Slot trench isolation for flash EPROM (2001-03-13),

2. 5306935 - Method of forming a nonvolatile stacked memory (1994-04-26),

3. 5084418 - Method of making an array device with buried interconnects (1992-01-28),

4. 5053839 - Floating gate memory cell and device (1991-10-01),

5. 5045490 - Method of making a pleated floating gate trench EPROM (1991-09-03),

6. 5028553 - Method of making fast, trench isolated, planar flash EEPROMS with (1991-07-02),

7. 5008722 - Non-volatile memory (1991-04-16),

8. 4979004 - Floating gate memory cell and device (1990-12-18),

9. 4977439 - Buried multilevel interconnect system (1990-12-11),

10. 4951103 - Fast, trench isolated, planar flash EEPROMS with silicided bitlines (1990-08-21),

11. 4905062 - Planar famos transistor with trench isolation (1990-02-27),

12. 4892840 - EPROM with increased floating gate/control gate coupling (1990-01-09),

13. 4855800 - EPROM with increased floating gate/control gate coupling (1989-08-08),

14. 4833514 - Planar FAMOS transistor with sealed floating gate and DCS+N.sub.2 O oxide (1989-05-23),

15. 4698900 - Method of making a non-volatile memory having dielectric filled trenches (1987-10-13),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…