For the Inventor, By the Inventor

Enter assignee name

San Jose, CA, United States of America

Virident Systems, Inc.

USPTO Granted Patents = 92

% Expired Patents = 54.3

EPO Patents = 1

Forward Citations = 3,900

Loading Chart...

Loading Chart...

20 inventors (with patents filed for the assignee):

Vijay Karamcheti (86 out of 101 patents)

Kenneth Alan Okin (54 out of 72 patents)

Kumar Ganapathy (46 out of 73 patents)

4. Rajesh Parekh (35 out of 43 patents)

5. Ashish Singhai (29 out of 53 patents)

6. Shibabrata Mondal (20 out of 23 patents)

7. Ashwin Narasimha (12 out of 36 patents)

8. Ajith Kumar (12 out of 14 patents)

9. Ruban Kanapathippillai (9 out of 25 patents)

10. Swamy Gowda (8 out of 8 patents)

11. George Moussa (5 out of 13 patents)

12. Sandeep Sharma (2 out of 21 patents)

13. Ankur Arora (2 out of 2 patents)

14. Ajit Yagaty (2 out of 2 patents)

15. Rajendra Prasad Mishra (2 out of 2 patents)

Core Competencies:

Non-Volatile Memory

Asymmetric Memory

Memory Controller

Hybrid Main Memory

Data Recovery

Write Performance

Flash Memory

Memory Modules

I/O Performance

Power Management

Memory Systems

Database Applications

92 patents: Sort by Forward Citations

1. 10191842 - Apparatus with a memory controller configured to control access to randomly accessible non-volatile memory (2019-01-29),

2. 10156890 - Network computer systems with power management (2018-12-18),

3. 10073626 - Managing the write performance of an asymmetric memory system (2018-09-11),

4. 10049055 - Managing asymmetric memory system as a cache device (2018-08-14),

5. 9984012 - Read writeable randomly accessible non-volatile memory modules (2018-05-29),

6. 9983797 - Memory server with read writeable non-volatile memory (2018-05-29),

7. 9921896 - Shutdowns and data recovery to avoid read errors weak pages in a non-volatile memory system (2018-03-20),

8. 9905303 - Front/back control of integrated circuits for flash dual inline memory modules (2018-02-27),

9. 9898196 - Small block write operations in non-volatile memory systems (2018-02-20),

10. 9842660 - System and method to improve enterprise reliability through tracking I/O performance metrics in non-volatile random access memory (2017-12-12),

11. 9836409 - Seamless application access to hybrid main memory (2017-12-05),

12. 9811285 - Dynamic restriping in nonvolatile memory systems (2017-11-07),

13. 9767867 - Methods of communicating to different types of memory modules in a memory channel (2017-09-19),

14. 9734027 - Synchronous mirroring in non-volatile memory systems (2017-08-15),

15. 9733840 - Managing the write performance of an asymmetric memory system (2017-08-15),

Company Overview

Virident Systems, Inc., based in San Jose, California, specializes in non-volatile memory solutions that enhance data storage and retrieval processes. The company focuses on developing advanced memory technologies, including asymmetric memory and hybrid main memory systems, aimed at improving write performance and data recovery capabilities. With a strong emphasis on innovation in flash memory and memory modules, Virident is positioned at the forefront of the evolving landscape of data management and storage solutions.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 6 2026

92 Patents

#120 in San Jose, CA

#952 in California

#4,073 in US

#8,367 in the World

San Jose, CA, United States of America

Virident Systems, Inc.

Forward Citations = 3,900

20 inventors:

Vijay Karamcheti (86 out of 101 patents)

Kenneth Alan Okin (54 out of 72 patents)

Kumar Ganapathy (46 out of 73 patents)

4. Rajesh Parekh (35 out of 43 patents)

5. Ashish Singhai (29 out of 53 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Virident Systems, Inc.. Retrieved from https://idiyas.com/company/virident-systems

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…