Enter assignee name

EPO Patents = 1

Trademarks = 5

Forward Citations = 3,126

Loading Chart...

74 inventors (with patents filed for the assignee):

Andrew K Chan (32 out of 48 patents)

Hua-Thye Chua (19 out of 23 patents)

Paige A Kolze (17 out of 20 patents)

4. Richard J Wong (16 out of 24 patents)

5. John M Birkner (15 out of 24 patents)

6. Kathryn E Gordon (14 out of 14 patents)

7. James M Apland (11 out of 13 patents)

8. William D Cox (10 out of 10 patents)

9. David D Eaton (9 out of 13 patents)

10. Ket-Chong Yap (8 out of 8 patents)

11. Wilma Waiman Shiao (8 out of 10 patents)

12. Chihhung Liao (6 out of 8 patents)

13. Rajiv Jain (6 out of 7 patents)

14. Ket Chong Yap (6 out of 6 patents)

15. Mammen Thomas (5 out of 61 patents)

108 patents: Sort by Forward Citations

1. 12217811 - Programmable logic device with design for test functionality (2025-02-04),

2. 12149244 - Configuration latch for programmable logic device (2024-11-19),

3. 11935618 - Area-efficient configuration latch for programmable logic device (2024-03-19),

4. 11848671 - Configuration latch for programmable logic device (2023-12-19),

5. 11848066 - Programmable logic device with design for test functionality (2023-12-19),

6. 11652486 - Sectional configuration for programmable logic devices (2023-05-16),

7. 10775206 - Sensor hub batch packing (2020-09-15),

8. 10456053 - Heart rate monitor (2019-10-29),

9. 10197416 - Multiple axis wrist worn pedometer (2019-02-05),

10. 10148270 - Switchable power islands having configurably on routing paths (2018-12-04),

11. 9811335 - Assigning operational codes to lists of values of control signals selected from a processor design based on end-user software (2017-11-07),

12. 9628083 - Local routing network with selective fast paths for programmable logic device (2017-04-18),

13. 9287868 - Logic cell for programmable logic device (2016-03-15),

14. 9118325 - Routing network for programmable logic device (2015-08-25),

15. 8487652 - Adjustable interface buffer circuit between a programmable logic device and a dedicated device (2013-07-16),

QuickLogic Corporation is a provider of ultra-low power multi-core voice-enabled processors, embedded FPGA IP, software, and platforms.

This text is generated by artificial intelligence and may not be accurate.

Company Badge

USPTO Data Jan 1 1976 - Dec 2 2025

108 Patents

#95 in San Jose, CA

#786 in California

#3,405 in US

#7,055 in the World

San Jose, CA, United States of America

Quicklogic Corporation