The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 25, 2003

Filed:

Jul. 08, 2002
Applicant:
Inventors:

Robert S. Chau, Beaverton, OR (US);

Jack Kavalieros, Portland, OR (US);

Anand Murthy, Portland, OR (US);

Brian Roberds, Beaverton, OR (US);

Brian S. Doyle, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 2/976 ; H01L 2/13205 ;
U.S. Cl.
CPC ...
H01L 2/976 ; H01L 2/13205 ;
Abstract

A novel transistor structure and its method of fabrication. According to the present invention, the transistor includes an intrinsic silicon body having a first surface. A gate dielectric is formed on the first surface of the intrinsic silicon body. A gate electrode is formed on the gate dielectric wherein the gate electrode comprises a mid-gap work function film on the gate dielectric. A pair of source/drain regions are formed on opposite sides of the intrinsic silicon body.


Find Patent Forward Citations

Quick Actions:

Chau, Robert. (2003). Transistor structure and method of fabrication (U.S. Patent No. 6653700). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6653700

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…