The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 01, 2020

Filed:

Dec. 10, 2018
Applicant:

Intel Corporation, Santa Clara, CA (US);

Inventors:

Stephen M. Cea, Hillsboro, OR (US);

Roza Kotlyar, Portland, OR (US);

Harold W. Kennel, Portland, OR (US);

Glenn A. Glass, Portland, OR (US);

Anand S. Murthy, Portland, OR (US);

Willy Rachmady, Beaverton, OR (US);

Tahir Ghani, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 29/78 (2006.01); H01L 29/66 (2006.01); H01L 29/10 (2006.01); H01L 27/092 (2006.01); H01L 29/04 (2006.01); H01L 29/06 (2006.01); H01L 29/161 (2006.01); H01L 29/165 (2006.01);
U.S. Cl.
CPC ...
H01L 29/785 (2013.01); H01L 27/0924 (2013.01); H01L 29/045 (2013.01); H01L 29/0649 (2013.01); H01L 29/1054 (2013.01); H01L 29/161 (2013.01); H01L 29/66545 (2013.01); H01L 29/66818 (2013.01); H01L 29/165 (2013.01);
Abstract

Techniques are disclosed for incorporating high mobility strained channels into fin-based NMOS transistors (e.g., FinFETs such as double-gate, trigate, etc), wherein a stress material is cladded onto the channel area of the fin. In one example embodiment, a germanium or silicon germanium film is cladded onto silicon fins in order to provide a desired tensile strain in the core of the fin, although other fin and cladding materials can be used. The techniques are compatible with typical process flows, and cladding deposition can occur at a plurality of locations within typical process flow. In various embodiments, fins may be formed with a minimum width (or later thinned) so as to improve transistor performance. In some embodiments, a thinned fin also increases tensile strain across the core of a cladded fin. In some cases, strain in the core may be further enhanced by adding an embedded silicon epitaxial source and drain.


Find Patent Forward Citations

Loading…