For the Inventor, By the Inventor

Enter inventor name

Austin, TX, United States of America

William Kurt Lewchuk

USPTO Granted Patents = 11

Average Co-Inventor Count = 3.7

ph-index = 6

Forward Citations = 112(Granted Patents)

Location History:

Austin, TX (US) (1997 - 2002)
Pflugerville, TX (US) (2013)

Company Filing History:

6 out of 164,197

International Business Machines Corporation

5 out of 12,883

Advanced Micro Devices Corporation

3 out of 20,290

Motorola Corporation

where one patent can have more than one assignee

Years Active: 1997-2013

Loading Chart...

11 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 8589629 - Method for way allocation and way locking in a cache (2013-11-19),

2. 6473832 - Load/store unit having pre-cache and post-cache queues for low latency load memory operations (2002-10-29),

3. 6446189 - Computer system including a novel address translation mechanism (2002-09-03),

4. 6430639 - Minimizing use of bus command code points to request the start and end of a lock (2002-08-06),

5. 6415360 - Minimizing self-modifying code checks for uncacheable memory types (2002-07-02),

6. 5771247 - Low latency error reporting for high performance bus (1998-06-23),

7. 5745698 - System and method for communicating between devices (1998-04-28),

8. 5687327 - System and method for allocating bus resources in a data processing (1997-11-11),

9. 5671370 - Alternating data valid control signals for high performance data transfer (1997-09-23),

10. 5659708 - Cache coherency in a multiprocessing system (1997-08-19),

11. 5608878 - Dual latency status and coherency reporting for a multiprocessing system (1997-03-04),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…