Sunnyvale, CA, United States of America

Wanlin Cao

This inventor holds 2 USPTO granted patents. Top assignee: Xilinx, Inc.. Active years: 2012-2013.


% Patents Active = 100.0

Average Co-Inventor Count = 4.4

ph-index = 2

Forward Citations = 11(Granted Patents)


Company Filing History:


Years Active: 2012-2013

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Innovations of Wanlin Cao

Introduction

Wanlin Cao is a notable inventor based in Sunnyvale, California. He has made significant contributions to the field of integrated circuit design, holding a total of 2 patents. His work focuses on enhancing the efficiency and functionality of clock gating in circuit designs.

Latest Patents

Wanlin Cao's latest patents include a "Method and apparatus for verifying output-based clock gating" and a "Method for clock gating circuits." The first patent outlines a method for verifying functional equivalency between a design of an integrated circuit and a corresponding clock-gated design. This involves selecting internal state elements in both designs and generating a test bench to identify comparison points. The second patent provides a method for generating clock gating circuitry for a circuit design model. It details the determination of Boolean expressions for gate elements and the generation of clock gating circuits that implement these expressions.

Career Highlights

Wanlin Cao is currently employed at Xilinx, Inc., where he applies his expertise in integrated circuit design. His innovative approaches have contributed to advancements in the field, particularly in the area of clock gating.

Collaborations

Some of his notable coworkers include Chaiyasit Manovit and Sridhar Narayanan. Their collaborative efforts have further enhanced the research and development initiatives at Xilinx, Inc.

Conclusion

Wanlin Cao's contributions to integrated circuit design through his patents and work at Xilinx, Inc. highlight his role as an influential inventor in the technology sector. His innovative methods continue to shape the future of circuit design.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to [email protected]
Loading…